JPS6473830A - Parallel-serial converting circuit - Google Patents
Parallel-serial converting circuitInfo
- Publication number
- JPS6473830A JPS6473830A JP22954687A JP22954687A JPS6473830A JP S6473830 A JPS6473830 A JP S6473830A JP 22954687 A JP22954687 A JP 22954687A JP 22954687 A JP22954687 A JP 22954687A JP S6473830 A JPS6473830 A JP S6473830A
- Authority
- JP
- Japan
- Prior art keywords
- parallel
- data
- serial
- input control
- dlmn
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Communication Control (AREA)
Abstract
PURPOSE:To heighten output efficiency in parallel-serial conversion, by inputting parallel data to a shift register in each stage selectively in order, and afterwards, enabling a series of those input data to be outputted serially. CONSTITUTION:Data latch circuits DL11-DLmn constitute shift registers SFTR 1-SFTRm of parallel-in and serial-out format at every stage, respectively. To the serial data input control terminals C of the data latch circuits DL11-DLmn, a serial input control clock SCLK is supplied, and to the parallel data input control terminals PS, parallel input control clock signals PCLK 1-PCLKm are supplied. In such a way, it is possible to latch the parallel data by each of the shift registers SFTR1-SFTRm individually, and the data latch circuits DL11-DLmn are cascade-connected, then, shift control can be applied by a common serial input control clock signal CLK.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22954687A JPS6473830A (en) | 1987-09-16 | 1987-09-16 | Parallel-serial converting circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22954687A JPS6473830A (en) | 1987-09-16 | 1987-09-16 | Parallel-serial converting circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6473830A true JPS6473830A (en) | 1989-03-20 |
Family
ID=16893860
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22954687A Pending JPS6473830A (en) | 1987-09-16 | 1987-09-16 | Parallel-serial converting circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6473830A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0397358A1 (en) * | 1989-04-27 | 1990-11-14 | Nec Corporation | Parallel to serial converter |
-
1987
- 1987-09-16 JP JP22954687A patent/JPS6473830A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0397358A1 (en) * | 1989-04-27 | 1990-11-14 | Nec Corporation | Parallel to serial converter |
| EP0397358B1 (en) * | 1989-04-27 | 1996-03-13 | Nec Corporation | Parallel to serial converter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE264510T1 (en) | RECONFIGURABLE INTEGRATED CIRCUIT WITH BUILT-IN TROUBLESHOOTING SYSTEM FOR A SIMULATION SYSTEM | |
| EP0909028A3 (en) | Fir filter for programmable decimation | |
| JPS647252A (en) | Array processing system | |
| JPS5650439A (en) | Binary multiplier cell circuit | |
| KR20000076708A (en) | Serial-parallel converter circuit | |
| JPS54109354A (en) | Digital filter | |
| ATE195190T1 (en) | OPTOELECTRONIC BARRIER | |
| JPS6347014B2 (en) | ||
| JPS6473830A (en) | Parallel-serial converting circuit | |
| DE3881220D1 (en) | COMMUNICATION MEDIA ELEMENT. | |
| GB2312815A (en) | Method and apparatus for symbol timing tracking | |
| SU1674151A1 (en) | Permutation generator | |
| SU1675873A1 (en) | Generator of sequences of codes | |
| JPS5698030A (en) | Odd dividing circuit | |
| JPS57104371A (en) | Profile code converter | |
| JPS6255737B2 (en) | ||
| JPS54120541A (en) | Input circuit of shift register | |
| SU953637A1 (en) | Ternary adder | |
| EP0146865A3 (en) | Method of generating pseudo-random trains of binary signals | |
| JPS6476319A (en) | Data arranging circuit | |
| SU894714A1 (en) | Microprocessor module | |
| SU894703A1 (en) | Multiplying device | |
| JPS57204909A (en) | Sequence control system | |
| SU1164695A1 (en) | Shifting device | |
| SU1506531A1 (en) | Device for subtracting and extracting pulses |