JPS6476146A - Bus coupling arbitrating system - Google Patents
Bus coupling arbitrating systemInfo
- Publication number
- JPS6476146A JPS6476146A JP23320187A JP23320187A JPS6476146A JP S6476146 A JPS6476146 A JP S6476146A JP 23320187 A JP23320187 A JP 23320187A JP 23320187 A JP23320187 A JP 23320187A JP S6476146 A JPS6476146 A JP S6476146A
- Authority
- JP
- Japan
- Prior art keywords
- request
- bus
- bus cycle
- priority
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000008878 coupling Effects 0.000 title abstract 4
- 238000010168 coupling process Methods 0.000 title abstract 4
- 238000005859 coupling reaction Methods 0.000 title abstract 4
Landscapes
- Multi Processors (AREA)
Abstract
PURPOSE:To eliminate the load of a program by providing a priority at a mutual request when the request of the mutual use collides, executing the bus cycle error information to a requester having a lower priority and processing the request having a higher priority earlier. CONSTITUTION:A bus coupling arbitrating system CONAB1, when a request from a processor CPU1 and a CPU2 is received, acknowledges the request with the higher priority by the decision of the priority circuit of the internal part of the bus coupling arbitrating system CNAB 1, and executes a bus cycle error information to the request with the lower priority. The processor CPU 2 to receive the bus cycle error information stops the bus cycle by generating an error at the bus cycle execution, and a bus action is stopped until the bus cycle error is released. During the period, the bus cycle of the processor CPU1 with the higher priority operates a local memory MEM2 at the processor CPU2 side through a bus coupling part BUSCN1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23320187A JPS6476146A (en) | 1987-09-17 | 1987-09-17 | Bus coupling arbitrating system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23320187A JPS6476146A (en) | 1987-09-17 | 1987-09-17 | Bus coupling arbitrating system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6476146A true JPS6476146A (en) | 1989-03-22 |
Family
ID=16951332
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP23320187A Pending JPS6476146A (en) | 1987-09-17 | 1987-09-17 | Bus coupling arbitrating system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6476146A (en) |
-
1987
- 1987-09-17 JP JP23320187A patent/JPS6476146A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS57164340A (en) | Information processing method | |
| JPS6476146A (en) | Bus coupling arbitrating system | |
| Audenaert et al. | Interrupt replay: a debugging method for parallel programs with interrupts | |
| EP0598704A3 (en) | Bus error handling device. | |
| JPS5622160A (en) | Data processing system having additional processor | |
| JPS6468865A (en) | Bus connection arbitrating system | |
| JPS57178553A (en) | Multiprocessor system | |
| JPS55164922A (en) | Multimicrocomputer | |
| JPS5671129A (en) | Data processing system | |
| EP0297892A3 (en) | Apparatus and method for control of asynchronous program interrupt events in a data processing system | |
| JPS5717058A (en) | Control system of microprogram | |
| JPS6476141A (en) | Bus using right control system in multiprocessor system | |
| JPS6448154A (en) | Bus arbitrating circuit with timeout monitor | |
| KR200262564Y1 (en) | Automatic interrupt generator using counter | |
| JPS5847468Y2 (en) | Microprocessor mutual exclusion circuit | |
| JPS6436355A (en) | System for diagnosing inter-processor shared memory | |
| JPS5663657A (en) | Memory switching system | |
| JPS6343560Y2 (en) | ||
| BOGATYREV | Multiprocessor systems with dynamic redistribution of requests through a common bus | |
| JPS5734263A (en) | Simple multiprocessor system | |
| JPS5624656A (en) | Debug verifying device | |
| Di Manzo et al. | A monitoring distributed system | |
| EP0278263A3 (en) | Multiple bus dma controller | |
| Konoshenko et al. | Paralleling loop nests in computing system with a small number of processors and a common memory. | |
| 沈一栋 et al. | On the Completed Database Semantics for Negation |