JPS6476236A - Simulator device with pseudo-operating function of input/ output device - Google Patents

Simulator device with pseudo-operating function of input/ output device

Info

Publication number
JPS6476236A
JPS6476236A JP62232669A JP23266987A JPS6476236A JP S6476236 A JPS6476236 A JP S6476236A JP 62232669 A JP62232669 A JP 62232669A JP 23266987 A JP23266987 A JP 23266987A JP S6476236 A JPS6476236 A JP S6476236A
Authority
JP
Japan
Prior art keywords
input
program
output device
tested
operating condition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62232669A
Other languages
Japanese (ja)
Inventor
Itaru Fukao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62232669A priority Critical patent/JPS6476236A/en
Publication of JPS6476236A publication Critical patent/JPS6476236A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

PURPOSE:To attain a linking test between the tested program of an I/O handler, etc., and an input/output device by sumilating the operation of an input/output device part, as well and synchronizing the simulating operation with the interrupting/restarting operation, etc., of tested program execution. CONSTITUTION:An operation testing means 1 analizes and executes a program 5 to the tested, which is recorded to a program storing means 2 to be tested, by one and one line and executes interruption, etc., in a designating address according to testing contents. At such a time, when the access request of the input/output device is generated, the means 1 activates an input/output device sumilating operation means 3 sumilates input/output operation to be specified by the tested program 5 according to an operating condition to be stored to an input/output device operating condition storing means 4, however, the operation of this time is executed by synchronizing with the analysis and execution of the program 5 by the means 1 and the contents of the operating condition of the means 4 are checked as necessary. Thus, it is checked by the means 1 whether the operation of the program 5 is satisfied with definition or not.
JP62232669A 1987-09-18 1987-09-18 Simulator device with pseudo-operating function of input/ output device Pending JPS6476236A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62232669A JPS6476236A (en) 1987-09-18 1987-09-18 Simulator device with pseudo-operating function of input/ output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62232669A JPS6476236A (en) 1987-09-18 1987-09-18 Simulator device with pseudo-operating function of input/ output device

Publications (1)

Publication Number Publication Date
JPS6476236A true JPS6476236A (en) 1989-03-22

Family

ID=16942939

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62232669A Pending JPS6476236A (en) 1987-09-18 1987-09-18 Simulator device with pseudo-operating function of input/ output device

Country Status (1)

Country Link
JP (1) JPS6476236A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009271884A (en) * 2008-05-12 2009-11-19 Fuji Xerox Co Ltd Information processor and information processing program

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009271884A (en) * 2008-05-12 2009-11-19 Fuji Xerox Co Ltd Information processor and information processing program

Similar Documents

Publication Publication Date Title
IE880956L (en) A software verification apparatus
KR890012218A (en) Keyboard Selection Method and Device in Computer System
KR920001212A (en) Test method of semiconductor device
KR950004473A (en) Test method and test system of device under test
KR870010435A (en) Display data output control device of data processing device
JPS6476236A (en) Simulator device with pseudo-operating function of input/ output device
JPS5410814A (en) Testre for electronic controller of automobile
JPS648479A (en) Machine translation system
JPS56153457A (en) Measuring device for computer load
JPS55119755A (en) Processor providing test instruction function
JPS55166757A (en) Check unit for overlapping use of output instruction
JPS61213936A (en) Step execution system for high-level language program
JPS55147332A (en) Tester for vehicle
JPS576946A (en) Program debug device
JPS644840A (en) In-circuit emulator
JPS6450115A (en) Data collector
JPS55157041A (en) Software debug unit for programmable control unit
JPS56138256A (en) Semiconductor testing device
JPS6472241A (en) Hardware debugger
JPS57132255A (en) Program tracing system
JPS57168354A (en) Output system of compile list
JPS6481043A (en) System for testing data processor
JPS5453842A (en) Program run control circuit
JPS6438836A (en) Detection system for internal program name
JPH04307636A (en) Program test system