JPS6476735A - Semiconductor integrated circuit - Google Patents
Semiconductor integrated circuitInfo
- Publication number
- JPS6476735A JPS6476735A JP62234305A JP23430587A JPS6476735A JP S6476735 A JPS6476735 A JP S6476735A JP 62234305 A JP62234305 A JP 62234305A JP 23430587 A JP23430587 A JP 23430587A JP S6476735 A JPS6476735 A JP S6476735A
- Authority
- JP
- Japan
- Prior art keywords
- wirings
- block
- functional blocks
- blocks
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/10—Integrated device layouts
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
PURPOSE:To extremely simply alter a functional block by composing a circuit in the block of a plurality of functional blocks formed on a substrate and an analog master block formed on the part of the substrate so as to regulate the characteristics of the circuit. CONSTITUTION:A chip 1 is composed on the same substrate of functional blocks 2a (A1-A4), functional blocks 2c (C1-C3), functional blocks 2d (D1-D3), functional blocks 2e (E1-E3), functional blocks 2f (F1-F3), an analog master block (AMB) 3 for regulating the characteristics of these blocks, and bonding pads 4. Wirings among the blocks employ first aluminum wirings 5 as lateral wirings and second aluminum wirings 6 as longitudinal wirings. Thus, wirings are extended from the block becoming in a trouble, and the block can be improved only by the process of aluminum wiring.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62234305A JPH0793357B2 (en) | 1987-09-17 | 1987-09-17 | Semiconductor integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62234305A JPH0793357B2 (en) | 1987-09-17 | 1987-09-17 | Semiconductor integrated circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6476735A true JPS6476735A (en) | 1989-03-22 |
| JPH0793357B2 JPH0793357B2 (en) | 1995-10-09 |
Family
ID=16968917
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62234305A Expired - Fee Related JPH0793357B2 (en) | 1987-09-17 | 1987-09-17 | Semiconductor integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0793357B2 (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6218731A (en) * | 1985-07-17 | 1987-01-27 | Nec Corp | Semiconductor device |
-
1987
- 1987-09-17 JP JP62234305A patent/JPH0793357B2/en not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6218731A (en) * | 1985-07-17 | 1987-01-27 | Nec Corp | Semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0793357B2 (en) | 1995-10-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0720232A4 (en) | MULTICHIP CIRCUIT | |
| EP0377932A3 (en) | Package of semiconductor integrated circuits | |
| EP0248314A3 (en) | Soldering of electronic components | |
| JPS57207356A (en) | Semiconductor device | |
| EP0304263A3 (en) | Semiconductor chip assembly | |
| MY116347A (en) | Electronic package with multilevel connections | |
| EP0381383A3 (en) | Semiconductor device having insulating substrate adhered to conductive substrate | |
| EP0361825A3 (en) | Semiconductor chip and method of manufacturing it | |
| EP0318954A3 (en) | Semiconductor device having a composite insulating interlayer | |
| JPS6473669A (en) | Semiconductor integrated circuit | |
| EP0276940A3 (en) | Semiconductor chip having external terminals connected to corresponding leads by wires | |
| DE3669236D1 (en) | SEMICONDUCTOR ARRANGEMENT FOR PRODUCING THE DECOUPLING CAPACITIES BETWEEN THE SUPPLY AND THE GROUNDING OF INTEGRATED CIRCUITS. | |
| JPS5240973A (en) | Method of connecting semiconductor devices | |
| GB8515479D0 (en) | Providing electrical connections to planar semiconductor devices | |
| JPS5561041A (en) | Packaging device for semiconductor integrated circuit | |
| JPS6450450A (en) | Package for semiconductor integrated circuit | |
| EP0797251A3 (en) | Semiconductor device planarization method | |
| EP0270184A3 (en) | Integrated semiconductor circuit having a multilayer metallization | |
| JPS6441255A (en) | Multi-chip package | |
| JPS558057A (en) | Semiconductor | |
| JPS6490602A (en) | Semiconductor device | |
| JPS5240974A (en) | Package for semiconductor chips | |
| JPS6482551A (en) | Semiconductor device | |
| EP0378784A3 (en) | Semiconductor integrated-circuit device comprising wiring layers | |
| JPS51142977A (en) | Mounting method of semiconductor elements |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |