JPS6476755A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS6476755A JPS6476755A JP62232209A JP23220987A JPS6476755A JP S6476755 A JPS6476755 A JP S6476755A JP 62232209 A JP62232209 A JP 62232209A JP 23220987 A JP23220987 A JP 23220987A JP S6476755 A JPS6476755 A JP S6476755A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- face
- current flows
- becomes minimum
- stress
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
- H10D62/405—Orientations of crystalline planes
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
PURPOSE:To reduce the characteristics fluctuation due to stress applied from resin, and stabilize characteristics, by using a silicon substrate of face 110, and arranging a P-channel FET element in a manner in which the channel current flows in a specific direction. CONSTITUTION:A silicon substrate 1 of face 110 is used. The source electrode 5, the gate electrode 6, and the drain electrode 7 of a P-channel FET are arranged in the direction <110>, and the P-channel current flows in the direction <110>. The source electrode 10, the gate electrode 11 and the drain electrode 12 of an N-channel FET are arranged in the direction <110>, and the N- channel current flows in the direction <110>. As the result of characteristics fluctuation caused by the stress of a resin-seal type FET element, an important piezoelectric resistance coefficient pi55' becomes minimum in the direction <110> of face 110 in the case of P-channel, and pi55' of N-channel becomes minimum in the direction <110> of face 110. Since characteristics fluctuation due to stress becomes minimum, stable characteristics are obtained.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62232209A JPS6476755A (en) | 1987-09-18 | 1987-09-18 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62232209A JPS6476755A (en) | 1987-09-18 | 1987-09-18 | Semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6476755A true JPS6476755A (en) | 1989-03-22 |
Family
ID=16935695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62232209A Pending JPS6476755A (en) | 1987-09-18 | 1987-09-18 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6476755A (en) |
Cited By (49)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6615668B2 (en) | 2000-10-27 | 2003-09-09 | Denso Corporation | Semiconductor pressure sensor having signal processor circuit |
| US7118999B2 (en) | 2004-01-16 | 2006-10-10 | International Business Machines Corporation | Method and apparatus to increase strain effect in a transistor channel |
| US7129126B2 (en) | 2003-11-05 | 2006-10-31 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
| US7144767B2 (en) | 2003-09-23 | 2006-12-05 | International Business Machines Corporation | NFETs using gate induced stress modulation |
| US7148559B2 (en) * | 2003-06-20 | 2006-12-12 | International Business Machines Corporation | Substrate engineering for optimum CMOS device performance |
| US7198995B2 (en) | 2003-12-12 | 2007-04-03 | International Business Machines Corporation | Strained finFETs and method of manufacture |
| US7202132B2 (en) | 2004-01-16 | 2007-04-10 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs |
| US7202513B1 (en) | 2005-09-29 | 2007-04-10 | International Business Machines Corporation | Stress engineering using dual pad nitride with selective SOI device architecture |
| US7205206B2 (en) | 2004-03-03 | 2007-04-17 | International Business Machines Corporation | Method of fabricating mobility enhanced CMOS devices |
| US7205207B2 (en) | 2003-10-16 | 2007-04-17 | International Business Machines Corporation | High performance strained CMOS devices |
| US7224033B2 (en) | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
| US7223994B2 (en) | 2004-06-03 | 2007-05-29 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
| JP2007141977A (en) * | 2005-11-16 | 2007-06-07 | Matsushita Electric Ind Co Ltd | Semiconductor device |
| US7247912B2 (en) | 2004-01-05 | 2007-07-24 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
| US7247534B2 (en) | 2003-11-19 | 2007-07-24 | International Business Machines Corporation | Silicon device on Si:C-OI and SGOI and method of manufacture |
| US7256081B2 (en) | 2005-02-01 | 2007-08-14 | International Business Machines Corporation | Structure and method to induce strain in a semiconductor device channel with stressed film under the gate |
| US7274084B2 (en) | 2005-01-12 | 2007-09-25 | International Business Machines Corporation | Enhanced PFET using shear stress |
| US7285826B2 (en) | 2003-11-06 | 2007-10-23 | International Business Machines Corporation | High mobility CMOS circuits |
| US7288443B2 (en) | 2004-06-29 | 2007-10-30 | International Business Machines Corporation | Structures and methods for manufacturing p-type MOSFET with graded embedded silicon-germanium source-drain and/or extension |
| US7297601B2 (en) | 2003-09-09 | 2007-11-20 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
| US7303949B2 (en) | 2003-10-20 | 2007-12-04 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
| WO2007142107A1 (en) * | 2006-06-07 | 2007-12-13 | Sharp Kabushiki Kaisha | Power ic device and method for manufacturing same |
| US7381609B2 (en) | 2004-01-16 | 2008-06-03 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
| US7384829B2 (en) | 2004-07-23 | 2008-06-10 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
| US7388259B2 (en) | 2002-11-25 | 2008-06-17 | International Business Machines Corporation | Strained finFET CMOS device structures |
| US7452761B2 (en) | 2004-02-27 | 2008-11-18 | International Business Machines Corporation | Hybrid SOI-bulk semiconductor transistors |
| US7462522B2 (en) | 2006-08-30 | 2008-12-09 | International Business Machines Corporation | Method and structure for improving device performance variation in dual stress liner technology |
| US7468538B2 (en) | 2003-11-13 | 2008-12-23 | International Business Machines Corporation | Strained silicon on a SiGe on SOI substrate |
| US7488658B2 (en) | 2003-11-14 | 2009-02-10 | International Business Machines Corporation | Stressed semiconductor device structures having granular semiconductor material |
| US7491623B2 (en) | 2006-08-30 | 2009-02-17 | International Business Machines Corporation | Method of making a semiconductor structure |
| US7495291B2 (en) | 2003-10-20 | 2009-02-24 | International Business Machines Corporation | Strained dislocation-free channels for CMOS and method of manufacture |
| US7521307B2 (en) | 2006-04-28 | 2009-04-21 | International Business Machines Corporation | CMOS structures and methods using self-aligned dual stressed layers |
| JP2009521808A (en) * | 2005-12-22 | 2009-06-04 | ビシェイ−シリコニクス | High mobility power metal oxide semiconductor field effect transistor |
| US7545004B2 (en) | 2005-04-12 | 2009-06-09 | International Business Machines Corporation | Method and structure for forming strained devices |
| US7544577B2 (en) | 2005-08-26 | 2009-06-09 | International Business Machines Corporation | Mobility enhancement in SiGe heterojunction bipolar transistors |
| US7608489B2 (en) | 2006-04-28 | 2009-10-27 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
| US7615435B2 (en) | 2007-07-31 | 2009-11-10 | International Business Machines Corporation | Semiconductor device and method of manufacture |
| US7615418B2 (en) | 2006-04-28 | 2009-11-10 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
| US7635620B2 (en) | 2006-01-10 | 2009-12-22 | International Business Machines Corporation | Semiconductor device structure having enhanced performance FET device |
| US7709317B2 (en) | 2005-11-14 | 2010-05-04 | International Business Machines Corporation | Method to increase strain enhancement with spacerless FET and dual liner process |
| US7741185B2 (en) | 2005-03-29 | 2010-06-22 | Fujitsu Semiconductor Limited | Method of manufacturing semiconductor device |
| US7776695B2 (en) | 2006-01-09 | 2010-08-17 | International Business Machines Corporation | Semiconductor device structure having low and high performance devices of same conductive type on same substrate |
| US7785950B2 (en) | 2005-11-10 | 2010-08-31 | International Business Machines Corporation | Dual stress memory technique method and related structure |
| WO2010116587A1 (en) * | 2009-04-09 | 2010-10-14 | パナソニック株式会社 | Semiconductor device and method of producing same |
| US7964865B2 (en) | 2003-09-23 | 2011-06-21 | International Business Machines Corporation | Strained silicon on relaxed sige film with uniform misfit dislocation density |
| US8183643B2 (en) | 2000-09-28 | 2012-05-22 | Oki Semiconductor Co., Ltd. | Semiconductor device having silicide layer completely occupied amorphous layer formed in the substrate and an interface junction of (111) silicon plane |
| US8853746B2 (en) | 2006-06-29 | 2014-10-07 | International Business Machines Corporation | CMOS devices with stressed channel regions, and methods for fabricating the same |
| US9685524B2 (en) | 2005-03-11 | 2017-06-20 | Vishay-Siliconix | Narrow semiconductor trench structure |
| US9887266B2 (en) | 2006-03-21 | 2018-02-06 | Vishay-Siliconix | Ultra-low drain-source resistance power MOSFET |
-
1987
- 1987-09-18 JP JP62232209A patent/JPS6476755A/en active Pending
Cited By (67)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8183643B2 (en) | 2000-09-28 | 2012-05-22 | Oki Semiconductor Co., Ltd. | Semiconductor device having silicide layer completely occupied amorphous layer formed in the substrate and an interface junction of (111) silicon plane |
| US6615668B2 (en) | 2000-10-27 | 2003-09-09 | Denso Corporation | Semiconductor pressure sensor having signal processor circuit |
| US7388259B2 (en) | 2002-11-25 | 2008-06-17 | International Business Machines Corporation | Strained finFET CMOS device structures |
| US7482216B2 (en) | 2003-06-20 | 2009-01-27 | International Business Machines Corporation | Substrate engineering for optimum CMOS device performance |
| US7148559B2 (en) * | 2003-06-20 | 2006-12-12 | International Business Machines Corporation | Substrate engineering for optimum CMOS device performance |
| US7297601B2 (en) | 2003-09-09 | 2007-11-20 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
| US7410846B2 (en) | 2003-09-09 | 2008-08-12 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
| US7345329B2 (en) | 2003-09-09 | 2008-03-18 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
| US7144767B2 (en) | 2003-09-23 | 2006-12-05 | International Business Machines Corporation | NFETs using gate induced stress modulation |
| US7964865B2 (en) | 2003-09-23 | 2011-06-21 | International Business Machines Corporation | Strained silicon on relaxed sige film with uniform misfit dislocation density |
| US7205207B2 (en) | 2003-10-16 | 2007-04-17 | International Business Machines Corporation | High performance strained CMOS devices |
| US7303949B2 (en) | 2003-10-20 | 2007-12-04 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
| US7495291B2 (en) | 2003-10-20 | 2009-02-24 | International Business Machines Corporation | Strained dislocation-free channels for CMOS and method of manufacture |
| US7429752B2 (en) | 2003-11-05 | 2008-09-30 | International Business Machines Corporation | Method and structure for forming strained SI for CMOS devices |
| US7129126B2 (en) | 2003-11-05 | 2006-10-31 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
| US7550338B2 (en) | 2003-11-05 | 2009-06-23 | International Business Machines Corporation | Method and structure for forming strained SI for CMOS devices |
| US7285826B2 (en) | 2003-11-06 | 2007-10-23 | International Business Machines Corporation | High mobility CMOS circuits |
| US7468538B2 (en) | 2003-11-13 | 2008-12-23 | International Business Machines Corporation | Strained silicon on a SiGe on SOI substrate |
| US7488658B2 (en) | 2003-11-14 | 2009-02-10 | International Business Machines Corporation | Stressed semiconductor device structures having granular semiconductor material |
| US7247534B2 (en) | 2003-11-19 | 2007-07-24 | International Business Machines Corporation | Silicon device on Si:C-OI and SGOI and method of manufacture |
| US7198995B2 (en) | 2003-12-12 | 2007-04-03 | International Business Machines Corporation | Strained finFETs and method of manufacture |
| US7247912B2 (en) | 2004-01-05 | 2007-07-24 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
| US7202132B2 (en) | 2004-01-16 | 2007-04-10 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs |
| US7498602B2 (en) | 2004-01-16 | 2009-03-03 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon/silicon mosfets |
| US9006836B2 (en) | 2004-01-16 | 2015-04-14 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
| US7462915B2 (en) | 2004-01-16 | 2008-12-09 | International Business Machines Corporation | Method and apparatus for increase strain effect in a transistor channel |
| US7381609B2 (en) | 2004-01-16 | 2008-06-03 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
| US7118999B2 (en) | 2004-01-16 | 2006-10-10 | International Business Machines Corporation | Method and apparatus to increase strain effect in a transistor channel |
| US7767503B2 (en) | 2004-02-27 | 2010-08-03 | International Business Machines Corporation | Hybrid SOI/bulk semiconductor transistors |
| US7452761B2 (en) | 2004-02-27 | 2008-11-18 | International Business Machines Corporation | Hybrid SOI-bulk semiconductor transistors |
| US7923782B2 (en) | 2004-02-27 | 2011-04-12 | International Business Machines Corporation | Hybrid SOI/bulk semiconductor transistors |
| US7569848B2 (en) | 2004-03-03 | 2009-08-04 | International Business Machines Corporation | Mobility enhanced CMOS devices |
| US7205206B2 (en) | 2004-03-03 | 2007-04-17 | International Business Machines Corporation | Method of fabricating mobility enhanced CMOS devices |
| US7223994B2 (en) | 2004-06-03 | 2007-05-29 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
| US7560328B2 (en) | 2004-06-03 | 2009-07-14 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
| US7288443B2 (en) | 2004-06-29 | 2007-10-30 | International Business Machines Corporation | Structures and methods for manufacturing p-type MOSFET with graded embedded silicon-germanium source-drain and/or extension |
| US9515140B2 (en) | 2004-07-23 | 2016-12-06 | Globalfoundries Inc. | Patterned strained semiconductor substrate and device |
| US9053970B2 (en) | 2004-07-23 | 2015-06-09 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
| US7384829B2 (en) | 2004-07-23 | 2008-06-10 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
| US7274084B2 (en) | 2005-01-12 | 2007-09-25 | International Business Machines Corporation | Enhanced PFET using shear stress |
| US7256081B2 (en) | 2005-02-01 | 2007-08-14 | International Business Machines Corporation | Structure and method to induce strain in a semiconductor device channel with stressed film under the gate |
| US7224033B2 (en) | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
| US9685524B2 (en) | 2005-03-11 | 2017-06-20 | Vishay-Siliconix | Narrow semiconductor trench structure |
| US7741185B2 (en) | 2005-03-29 | 2010-06-22 | Fujitsu Semiconductor Limited | Method of manufacturing semiconductor device |
| US7545004B2 (en) | 2005-04-12 | 2009-06-09 | International Business Machines Corporation | Method and structure for forming strained devices |
| US7544577B2 (en) | 2005-08-26 | 2009-06-09 | International Business Machines Corporation | Mobility enhancement in SiGe heterojunction bipolar transistors |
| US7202513B1 (en) | 2005-09-29 | 2007-04-10 | International Business Machines Corporation | Stress engineering using dual pad nitride with selective SOI device architecture |
| US7785950B2 (en) | 2005-11-10 | 2010-08-31 | International Business Machines Corporation | Dual stress memory technique method and related structure |
| US7709317B2 (en) | 2005-11-14 | 2010-05-04 | International Business Machines Corporation | Method to increase strain enhancement with spacerless FET and dual liner process |
| US8686544B2 (en) | 2005-11-16 | 2014-04-01 | Panasonic Corporation | Semiconductor device |
| JP2007141977A (en) * | 2005-11-16 | 2007-06-07 | Matsushita Electric Ind Co Ltd | Semiconductor device |
| JP2009521808A (en) * | 2005-12-22 | 2009-06-04 | ビシェイ−シリコニクス | High mobility power metal oxide semiconductor field effect transistor |
| US9437424B2 (en) | 2005-12-22 | 2016-09-06 | Vishay-Siliconix | High mobility power metal-oxide semiconductor field-effect transistors |
| US9425043B2 (en) | 2005-12-22 | 2016-08-23 | Vishay-Siliconix | High mobility power metal-oxide semiconductor field-effect transistors |
| US7776695B2 (en) | 2006-01-09 | 2010-08-17 | International Business Machines Corporation | Semiconductor device structure having low and high performance devices of same conductive type on same substrate |
| US7635620B2 (en) | 2006-01-10 | 2009-12-22 | International Business Machines Corporation | Semiconductor device structure having enhanced performance FET device |
| US9887266B2 (en) | 2006-03-21 | 2018-02-06 | Vishay-Siliconix | Ultra-low drain-source resistance power MOSFET |
| US7521307B2 (en) | 2006-04-28 | 2009-04-21 | International Business Machines Corporation | CMOS structures and methods using self-aligned dual stressed layers |
| US7615418B2 (en) | 2006-04-28 | 2009-11-10 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
| US7608489B2 (en) | 2006-04-28 | 2009-10-27 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
| US7902595B2 (en) | 2006-06-07 | 2011-03-08 | Sharp Kabushiki Kaisha | Power IC device and method of manufacturing same |
| WO2007142107A1 (en) * | 2006-06-07 | 2007-12-13 | Sharp Kabushiki Kaisha | Power ic device and method for manufacturing same |
| US8853746B2 (en) | 2006-06-29 | 2014-10-07 | International Business Machines Corporation | CMOS devices with stressed channel regions, and methods for fabricating the same |
| US7462522B2 (en) | 2006-08-30 | 2008-12-09 | International Business Machines Corporation | Method and structure for improving device performance variation in dual stress liner technology |
| US7491623B2 (en) | 2006-08-30 | 2009-02-17 | International Business Machines Corporation | Method of making a semiconductor structure |
| US7615435B2 (en) | 2007-07-31 | 2009-11-10 | International Business Machines Corporation | Semiconductor device and method of manufacture |
| WO2010116587A1 (en) * | 2009-04-09 | 2010-10-14 | パナソニック株式会社 | Semiconductor device and method of producing same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6476755A (en) | Semiconductor device | |
| JPS6455857A (en) | Semiconductor integrated device | |
| DE3778856D1 (en) | COMPLEMENTARY LATERAL RECTIFIERS WITH ISOLATED GATE. | |
| SE9900210L (en) | Styreförspänningsanordning | |
| JPS5745948A (en) | Semiconductor integrated circuit device | |
| JPS6448462A (en) | Semiconductor device | |
| JPS5781622A (en) | Current source | |
| JPS56108267A (en) | Insulated-gate field-effect semiconductor device | |
| JPS551142A (en) | Semiconductor with protector | |
| JPS54140482A (en) | Semiconductor device | |
| JPS5793573A (en) | Mis semiconductor device | |
| JPS54107246A (en) | Analogue switch and sample hold circuit using it | |
| JPS5739566A (en) | Semiconductor device | |
| JPS6414960A (en) | Semiconductor element | |
| JPS56108257A (en) | Semiconductor integrated circuit device | |
| JPS56100473A (en) | Semiconductor device | |
| JPS57104269A (en) | Load detecting element | |
| JPS5533301A (en) | Crystal oscillation circuit | |
| JPS55113378A (en) | Semiconductor device and its manufacturing method | |
| JPS57208176A (en) | Semiconductor negative resistance element | |
| JPS5371573A (en) | Field effect transistor of isolating gate type | |
| JPS54136167A (en) | Voltage selection switching element | |
| JPS55105363A (en) | Negative resistance semiconductor element | |
| JPS5666071A (en) | Manufacture of complementary type mis semiconductor device | |
| JPS5478674A (en) | Input protective device for complementary semiconductor device |