JPS647830A - Transmission line code error monitoring system - Google Patents

Transmission line code error monitoring system

Info

Publication number
JPS647830A
JPS647830A JP16351587A JP16351587A JPS647830A JP S647830 A JPS647830 A JP S647830A JP 16351587 A JP16351587 A JP 16351587A JP 16351587 A JP16351587 A JP 16351587A JP S647830 A JPS647830 A JP S647830A
Authority
JP
Japan
Prior art keywords
bit
parity
information
monitoring
transmission line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16351587A
Other languages
Japanese (ja)
Inventor
Hiroki Rikiyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP16351587A priority Critical patent/JPS647830A/en
Publication of JPS647830A publication Critical patent/JPS647830A/en
Pending legal-status Critical Current

Links

Landscapes

  • Selective Calling Equipment (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

PURPOSE:To execute error detection with high accuracy by using not only a parity bit for showing its parity with regard to the number of pieces of '1' or '0' of an information bit contained in its section, as a monitoring bit, but also a piece number bit whose value has been determined in advance in accordance with its number of pieces. CONSTITUTION:At a transmission side, an information bit is divided by a prescribed bit number, and in order to monitor the information bits contained in its section, a monitoring bit is added to these information bits and they are sent out to a transmission line 5. At a reception side, the information bit and the monitoring bit which have been received are compared and a code error in the transmission line 5 is detected. In this case, as its monitoring bit, a parity bit for showing its parity with regard to the number of pieces of '1' and '0' of the information bit contained in its section is used. Also, as the monitoring bit, not only the parity bit, but also a piece number bit whose value has been determined in advance in accordance with the number of pieces of the information bit are used. In such a way, the accuracy error detection can be raised.
JP16351587A 1987-06-30 1987-06-30 Transmission line code error monitoring system Pending JPS647830A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16351587A JPS647830A (en) 1987-06-30 1987-06-30 Transmission line code error monitoring system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16351587A JPS647830A (en) 1987-06-30 1987-06-30 Transmission line code error monitoring system

Publications (1)

Publication Number Publication Date
JPS647830A true JPS647830A (en) 1989-01-11

Family

ID=15775330

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16351587A Pending JPS647830A (en) 1987-06-30 1987-06-30 Transmission line code error monitoring system

Country Status (1)

Country Link
JP (1) JPS647830A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007083377A1 (en) * 2006-01-19 2007-07-26 Fujitsu Limited Parity generation circuit, counter and counting method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007083377A1 (en) * 2006-01-19 2007-07-26 Fujitsu Limited Parity generation circuit, counter and counting method
JPWO2007083377A1 (en) * 2006-01-19 2009-06-11 富士通株式会社 Parity generation circuit, counting circuit, and counting method
JP4567753B2 (en) * 2006-01-19 2010-10-20 富士通株式会社 Parity generation circuit, counting circuit, and counting method
US8296641B2 (en) 2006-01-19 2012-10-23 Fujitsu Limited Parity generation circuit, counter circuit, and counting method

Similar Documents

Publication Publication Date Title
EP0172833A4 (en) Time and accounting system.
EP0323030A3 (en) Data processing, including correcting stored data groups
DE3877475D1 (en) EEPROM SYSTEM WITH BIT ERROR DETECTION FUNCTION.
JPS5323522A (en) Bar code reading method and its device
CA2066611A1 (en) Error detection for fiber distributed interfaced optic link
MX9307019A (en) RADIO COMMUNICATION UNIT IN DUAL MODE.
EP0400983A3 (en) Bit error rate detection
DE3782893D1 (en) INFORMATION PROCESSING SYSTEM, CAPABLE OF REDUCING INVALID STORAGE OPERATIONS BY DETECTING MAIN STORAGE ERRORS.
JPS647830A (en) Transmission line code error monitoring system
JPS5381222A (en) Digital signal transmitting system
JPS53142105A (en) Code transmission system
JPS531415A (en) Transmission system for facsimile signal
JPS5421146A (en) Failure detector
JPS5587254A (en) Parity check system for two-way bus
JPS51137340A (en) Data processing unit
JPS5729155A (en) Error processing system
JPS5387644A (en) Error check system
JPS548996A (en) Distance calculation system
JPS52119119A (en) Detection for error
JPS5744351A (en) Code error detecting circuit
JPS5431213A (en) Data transmission system
JPS56149849A (en) Parity error detection system
JPS6447153A (en) Dummy data and normal data transmission/reception system
JPS5412818A (en) Error detecting system
Jozwiak The influence of errors on task realization intensity during transmission.