JPS6480883A - Scanning circuit converting method - Google Patents

Scanning circuit converting method

Info

Publication number
JPS6480883A
JPS6480883A JP62237329A JP23732987A JPS6480883A JP S6480883 A JPS6480883 A JP S6480883A JP 62237329 A JP62237329 A JP 62237329A JP 23732987 A JP23732987 A JP 23732987A JP S6480883 A JPS6480883 A JP S6480883A
Authority
JP
Japan
Prior art keywords
scanning
conversion
scanning circuit
data base
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62237329A
Other languages
Japanese (ja)
Other versions
JP2692813B2 (en
Inventor
Hiroaki Nishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP62237329A priority Critical patent/JP2692813B2/en
Publication of JPS6480883A publication Critical patent/JPS6480883A/en
Application granted granted Critical
Publication of JP2692813B2 publication Critical patent/JP2692813B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

PURPOSE:To perform scanning conversion which can be rechecked by a small number of additional circuits by judging whether or not a nonscanning logic circuit which is designed hierachically in hierachic module units and performing the scanning circuit conversion. CONSTITUTION:A logic circuit connection description 101 which is described in hierarchical module units is compiled 102 and stored in a logic connection information data base 103. A scanning circuit automatic conversion system 122 performs the scanning circuit conversion by hierarchies according to said information and writes the result in the logic connection information data base 103 again. Then the scanning circuit automatic conversion system 122 decides whether or not scanning is performed with module names and low-order module names of the data base 103 and judges whether the module names are used by other modules, and then performs the scanning conversion by the hierarchies by the least number of additional circuits.
JP62237329A 1987-09-24 1987-09-24 Scan circuit conversion method Expired - Fee Related JP2692813B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62237329A JP2692813B2 (en) 1987-09-24 1987-09-24 Scan circuit conversion method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62237329A JP2692813B2 (en) 1987-09-24 1987-09-24 Scan circuit conversion method

Publications (2)

Publication Number Publication Date
JPS6480883A true JPS6480883A (en) 1989-03-27
JP2692813B2 JP2692813B2 (en) 1997-12-17

Family

ID=17013759

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62237329A Expired - Fee Related JP2692813B2 (en) 1987-09-24 1987-09-24 Scan circuit conversion method

Country Status (1)

Country Link
JP (1) JP2692813B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5067091A (en) * 1988-01-21 1991-11-19 Kabushiki Kaisha Toshiba Circuit design conversion apparatus

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6027985A (en) * 1983-07-26 1985-02-13 Mitsubishi Electric Corp Logic circuit design device
JPS61151782A (en) * 1984-12-26 1986-07-10 Hitachi Ltd Formation of logic operation circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6027985A (en) * 1983-07-26 1985-02-13 Mitsubishi Electric Corp Logic circuit design device
JPS61151782A (en) * 1984-12-26 1986-07-10 Hitachi Ltd Formation of logic operation circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5067091A (en) * 1988-01-21 1991-11-19 Kabushiki Kaisha Toshiba Circuit design conversion apparatus

Also Published As

Publication number Publication date
JP2692813B2 (en) 1997-12-17

Similar Documents

Publication Publication Date Title
AU8298891A (en) Low resolution target acquisition
EP0336243A3 (en) Massively distributed simulation engine
EP0187289A3 (en) Hierarchical memory system
DE3485084D1 (en) SEMICONDUCTOR STORAGE DEVICE.
EP0361808A3 (en) Modular test structure for single chip digital exchange controller
EP0309292A3 (en) Circuit transformation system, circuit transformation method, inverted logic generation method, and logic design system
EP0234937A3 (en) Tag buffer with testing capability
JPS5665555A (en) Modulation system with binary information
CA2321668A1 (en) Allocation method
ATE85862T1 (en) METHODS AND ARRANGEMENTS FOR TESTING MEGA-BIT MEMORY DEVICES WITH ANY TEST PATTERN IN MULTI-BIT TEST MODE.
EP0248268A3 (en) Logic circuit error simulation method, and simulation model for carrying out said method
JPS6480883A (en) Scanning circuit converting method
KR880002083A (en) Interrupt request generator and method
EP0062547A3 (en) Memory circuit
JPS56114062A (en) Multiplex information process system
CA2071032A1 (en) Optimization of information bases
CA2234463A1 (en) Method for producing computer-controlled services
EP0359255A3 (en) Pattern data generating system
CA2032746A1 (en) Arrangement for translating logical page addresses to corresponding real ones in data processing system
AU4616497A (en) A method and a system to ensure that modules to be connected to an electronic apparatus are of a specific type, and module as well as a storage medium therefor
TW354397B (en) Method for classifying a fingerprint and the system device of the same
JPS5460833A (en) Buffer memory system
DE3772831D1 (en) LOGIC ARRAY BLOCK MANUFACTURED IN INTEGRATED TECHNOLOGY FOR THE CREATION OF INTEGRATED CIRCUITS.
EP0858076A3 (en) Multiple-valued memory and data access method for multiple-valued memory
HK1000139A1 (en) Method and apparatus for address conversion

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees