JPS6482864A - Control circuit for video memory - Google Patents
Control circuit for video memoryInfo
- Publication number
- JPS6482864A JPS6482864A JP24162087A JP24162087A JPS6482864A JP S6482864 A JPS6482864 A JP S6482864A JP 24162087 A JP24162087 A JP 24162087A JP 24162087 A JP24162087 A JP 24162087A JP S6482864 A JPS6482864 A JP S6482864A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- signal
- generated
- picture
- screen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Studio Circuits (AREA)
Abstract
PURPOSE:To prevent the disorder of an image from being generated on a screen at the time of switching by stopping write to a memory beforehand, when a video signal written in the memory is switched, and thereafter, reading out repeatedly the same contents for a prescribed period. CONSTITUTION:When a picture-in-picture processing is being executed, and a video signal from a tuner 1 is selected for slave picture plane use, only a channel switching signal from a timing control circuit 19 becomes effective. In this state, a still picture instructing signal S rises at a timing of a vertical synchronizing signal of the next slave screen in which a channel switching signal CH from a channel selection switching instruction circuit 16 or a sequential channel selection means 17 has been generated. Accordingly, as for a memory 9, only a read-out operation is executed. Subsequently, at a timing of a second vertical synchronizing signal, a channel switching signal Tu is outputted, and a channel selection channel is changed. In this case, a video signal of an old channel is read out repeatedly, therefore, no disorder is generated on a screen of a TV receiver.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62241620A JP2834732B2 (en) | 1987-09-25 | 1987-09-25 | Video memory control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62241620A JP2834732B2 (en) | 1987-09-25 | 1987-09-25 | Video memory control circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6482864A true JPS6482864A (en) | 1989-03-28 |
| JP2834732B2 JP2834732B2 (en) | 1998-12-14 |
Family
ID=17077034
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62241620A Expired - Lifetime JP2834732B2 (en) | 1987-09-25 | 1987-09-25 | Video memory control circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2834732B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0342975A (en) * | 1989-07-03 | 1991-02-25 | Thomson Consumer Electron Inc | Sample data processer |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55161475A (en) * | 1979-06-04 | 1980-12-16 | Fujitsu General Ltd | Squelch circuit of television receiver |
| JPS62145972A (en) * | 1985-12-19 | 1987-06-30 | Mitsubishi Electric Corp | Television receiver |
-
1987
- 1987-09-25 JP JP62241620A patent/JP2834732B2/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55161475A (en) * | 1979-06-04 | 1980-12-16 | Fujitsu General Ltd | Squelch circuit of television receiver |
| JPS62145972A (en) * | 1985-12-19 | 1987-06-30 | Mitsubishi Electric Corp | Television receiver |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0342975A (en) * | 1989-07-03 | 1991-02-25 | Thomson Consumer Electron Inc | Sample data processer |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2834732B2 (en) | 1998-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR870006787A (en) | Television receiver | |
| KR880013370A (en) | VCR integrated television receiver | |
| JPS54105920A (en) | Picture display device | |
| KR900007182A (en) | Radio, VCR, TV Signal Selection System | |
| KR910019427A (en) | Picture-in-Picture System for Television Receivers | |
| KR880006929A (en) | Channel tuning device by multi screen | |
| KR960015131B1 (en) | TV receiver circuitry to switch television channels without interference | |
| JPS54112122A (en) | Picture display unit | |
| JPS5636278A (en) | Video reproducing device | |
| KR890005217B1 (en) | Character signal generator | |
| JPS5452412A (en) | Synchronous coupler for television signal | |
| US5045944A (en) | Video signal generating circuit for use in video tape recorder and television receiver | |
| GB1379528A (en) | Method of transmitting television images | |
| KR930001677A (en) | TV image display | |
| JPS612478A (en) | Multi-screen display television receiver | |
| KR910003099B1 (en) | Text picture display method on teletext mode | |
| JPS5498116A (en) | Television receiver | |
| JPS5640373A (en) | Picture storage printer | |
| JP2834732B2 (en) | Video memory control circuit | |
| JPS56152383A (en) | Television receiver for display on plural screens | |
| JP2817154B2 (en) | Still image receiving device | |
| KR0134333B1 (en) | Cross talk removal apparatus of pip | |
| JPS54126418A (en) | Static picture transmission/receiving system | |
| JPS5453822A (en) | Television receiver | |
| JPS56136088A (en) | Dual-screen television receiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |