JPS6488653A - Memory access control device - Google Patents
Memory access control deviceInfo
- Publication number
- JPS6488653A JPS6488653A JP24546987A JP24546987A JPS6488653A JP S6488653 A JPS6488653 A JP S6488653A JP 24546987 A JP24546987 A JP 24546987A JP 24546987 A JP24546987 A JP 24546987A JP S6488653 A JPS6488653 A JP S6488653A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- gate
- microprocessor
- ras signal
- delayed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003111 delayed effect Effects 0.000 abstract 2
Abstract
PURPOSE:To shorten the cycle of a microprocessor and to improve a processing speed by receiving a microprocessor access signal through a delaying element to obtain a timing margin only for a prescribed time and adding a RAS signal generating circuit to generate a delayed RAS signal. CONSTITUTION:In a RAS signal generating circuit, a switch 35 is turned on, a margin signal is made into '0', an AND gate A1 is made ineffective and an AND gate A4 is made effective. Consequently, a RAS signal is delayed only by tD more than the ordinary one. An ACK signal is generated by a DRAM controller 3 so that the non-weight can be obtained. In this condition, a test program, etc., are executed, and when the error is absent, the switch 35 is turned off and used in the condition when the AND gate A1 is made effective. When the error occurs, a memory element is replaced to the faster element. Thus, the cycle of a microprocessor 1 is shortened and the processing speed is improved.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24546987A JPS6488653A (en) | 1987-09-29 | 1987-09-29 | Memory access control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24546987A JPS6488653A (en) | 1987-09-29 | 1987-09-29 | Memory access control device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6488653A true JPS6488653A (en) | 1989-04-03 |
Family
ID=17134124
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24546987A Pending JPS6488653A (en) | 1987-09-29 | 1987-09-29 | Memory access control device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6488653A (en) |
-
1987
- 1987-09-29 JP JP24546987A patent/JPS6488653A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6432489A (en) | Memory device | |
| JPS6470991A (en) | Address change detection circuit | |
| DE68924368D1 (en) | Data processing system with delayed cache write. | |
| JPS5358736A (en) | Input/output control system for mos dynamic random access memory | |
| JPS6488653A (en) | Memory access control device | |
| JPS5258432A (en) | Common bus control circuit | |
| JPS5235537A (en) | Mos memory unit | |
| JPS5259537A (en) | Data processor | |
| JPS6468870A (en) | Wait circuit | |
| JPS5440049A (en) | Information process system | |
| JPS5760588A (en) | Memory controller | |
| JPS5651087A (en) | Refresh control system | |
| JPS5354429A (en) | Memory device | |
| JPS5637573A (en) | Integrated circuit with tracer memory | |
| JPS56103743A (en) | Microprogram controller | |
| JPS6419451A (en) | Microprocessor | |
| JPS6417289A (en) | Semiconductor storage device | |
| JPS54127248A (en) | Arithmetic controller | |
| JPS6421791A (en) | System controller | |
| JPS52116124A (en) | Decoder circuit | |
| JPS523346A (en) | Memory control system | |
| JPS5573981A (en) | Memory control circuit | |
| JPS6485417A (en) | Clock generating circuit | |
| JPS52149037A (en) | Control circuit of memory containing plural kinds of memory element | |
| JPS57143800A (en) | Storage device |