JPS6488767A - Parallel computer - Google Patents
Parallel computerInfo
- Publication number
- JPS6488767A JPS6488767A JP62243839A JP24383987A JPS6488767A JP S6488767 A JPS6488767 A JP S6488767A JP 62243839 A JP62243839 A JP 62243839A JP 24383987 A JP24383987 A JP 24383987A JP S6488767 A JPS6488767 A JP S6488767A
- Authority
- JP
- Japan
- Prior art keywords
- elements
- units
- arithmetic
- parallel
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
Abstract
PURPOSE:To shorten the overall processing time needed from the input of data to the output of the result of calculation by performing the parallel division of elements by all arithmetic units, estimating the unevenness of arithmetic loads proportional to the number of divided elements from this number, and then carrying out again the division of blocks and elements. CONSTITUTION:A control unit 103 divides an original form obtained from a coordinate value into blocks in the same number as the number of arithmetic units 1011-1014 and with the same connecting relation. The coordinate values of block boundaries and the boundary dividing number only are outputted to the units 1011-1014 corresponding to those divided blocks. Then the units 1011-1014 divide elements simultaneously and in parallel based on the data given from the unit 103. In such a way, coordinate data on elements can be produced on each arithmetic unit in a short time. Furthermore the unit 103 compares the element numbers of the units 1011-1014 with each other and divides again the block to obtain an even number of elements. Thus the even arithmetic load is secured with improvement of the parallel forming efficiency. Then the overall processing time is reduced for a parallel computer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62243839A JPS6488767A (en) | 1987-09-30 | 1987-09-30 | Parallel computer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62243839A JPS6488767A (en) | 1987-09-30 | 1987-09-30 | Parallel computer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6488767A true JPS6488767A (en) | 1989-04-03 |
Family
ID=17109711
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62243839A Pending JPS6488767A (en) | 1987-09-30 | 1987-09-30 | Parallel computer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6488767A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02306365A (en) * | 1989-05-19 | 1990-12-19 | Sharp Corp | Neuro-computer and load distributing system |
| JP2014211699A (en) * | 2013-04-17 | 2014-11-13 | 富士通株式会社 | Allocation method, allocation program, information processing apparatus, and analysis system |
| JP2015191313A (en) * | 2014-03-27 | 2015-11-02 | 本田技研工業株式会社 | Draw model generation method and draw model generation system |
-
1987
- 1987-09-30 JP JP62243839A patent/JPS6488767A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02306365A (en) * | 1989-05-19 | 1990-12-19 | Sharp Corp | Neuro-computer and load distributing system |
| JP2014211699A (en) * | 2013-04-17 | 2014-11-13 | 富士通株式会社 | Allocation method, allocation program, information processing apparatus, and analysis system |
| JP2015191313A (en) * | 2014-03-27 | 2015-11-02 | 本田技研工業株式会社 | Draw model generation method and draw model generation system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES443678A1 (en) | Modular signal processor having a hierarchical structure | |
| JPS6453227A (en) | Merging method | |
| JPS6488767A (en) | Parallel computer | |
| US4543641A (en) | Multiplication device using multiple-input adder | |
| JPS55131810A (en) | Programmable sequencer | |
| DE2312128A1 (en) | CIRCUIT ARRANGEMENT FOR DETERMINING THE DUAL LOGARITHM OF A BINARY NUMBER | |
| GB976620A (en) | Improvements in or relating to multiplying arrangements for digital computing and like purposes | |
| JPS56111961A (en) | Data file control device | |
| JPS5453234A (en) | Transmission fault processor controller | |
| SU496569A1 (en) | A device for determining the inverse of a predetermined | |
| US3032267A (en) | Parallel input, with channels energized randomly, to parallel output, with channels energized in preferred order means, and same in input of numerical-to-digital code converter | |
| DE4342867A1 (en) | Signal evaluation appts. e.g. for pressure sensor | |
| JPS6419468A (en) | Arithmetic logic circuit | |
| JPS5748141A (en) | Address conversion system | |
| EP0591562A1 (en) | Programm controlled optimization of a processor controlled circuit for producing an algorithmically generatable data output sequence | |
| DE69032967T2 (en) | Cubic root calculator | |
| MIFFLIN | Rapidly convergent algorithms for nonsmooth optimization(Annual Scientific Report, 15 Jul. 1984- 14 Jul.)(1985) | |
| JPS56135263A (en) | Real-time signal processor on multiprocessor system | |
| JPH03166623A (en) | division circuit | |
| UMAROV | Computer calculation of approximate nomograms from equalized points of Cauchy type for tables with three inputs | |
| SU696495A1 (en) | Device for selecting optimum typodimensional series | |
| Müller-Merbach | Design of planning models supported by relational databases | |
| SU447724A1 (en) | Functional converter | |
| SU127074A1 (en) | Counter-grid device on matrix grids | |
| Alo et al. | A NON LINEAR INTEGRAL AND A BANG-BANG THEOREM |