JPS64898B2 - - Google Patents
Info
- Publication number
- JPS64898B2 JPS64898B2 JP56149897A JP14989781A JPS64898B2 JP S64898 B2 JPS64898 B2 JP S64898B2 JP 56149897 A JP56149897 A JP 56149897A JP 14989781 A JP14989781 A JP 14989781A JP S64898 B2 JPS64898 B2 JP S64898B2
- Authority
- JP
- Japan
- Prior art keywords
- current setting
- value
- current
- setting value
- transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/60—Arrangements for transfer of electric power between AC networks or generators via a high voltage DC link [HVCD]
Landscapes
- Supply And Distribution Of Alternating Current (AREA)
- Direct Current Feeding And Distribution (AREA)
Description
【発明の詳細な説明】
本発明は直流送電における、伝送回線を介して
両変換所の電流設定値を制御する装置に関するも
のである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a device for controlling current setting values of both converting stations via a transmission line in DC power transmission.
第1図に本発明の対象となる直流送電系統の構
成図を示す。11,12は変換用変圧器、21,
22はサイリスタバルブからなる電力変換装置、
31,32は直流リアクトル、41,42は制御
装置、5は伝送装置、6は電流設定値である。 FIG. 1 shows a configuration diagram of a DC power transmission system to which the present invention is applied. 11, 12 are conversion transformers, 21,
22 is a power conversion device consisting of a thyristor valve;
31 and 32 are DC reactors, 41 and 42 are control devices, 5 is a transmission device, and 6 is a current setting value.
通常運転時には、一端を順次変換器とし、他端
を逆変換器とし、順変換器側には電流指令値Idp
を与え、逆変換器側には電流マージンΔIを減じ
たIdp−ΔIを与えて定電流制御を行なう。この電
流設定値Idpは両端で同一の値を持たなければな
らず、通常、マイクロ回線や電力線搬送による伝
送回線を通して相手端に電流設定値を伝送しこれ
を用いている。 During normal operation, one end is used as a sequential converter, the other end is used as an inverse converter, and the current command value Idp is on the forward converter side.
is given, and Idp - ΔI, which is obtained by subtracting the current margin ΔI, is given to the inverter side to perform constant current control. This current setting value Idp must have the same value at both ends, and is usually used by transmitting the current setting value to the other end through a transmission line such as a micro line or power line carrier.
第2図に直流送電系の運転特性を表わす図を示
す。定常状態の動作点はP点であり、逆変換器側
に与える電流設定値を順変換器側のそれより電流
マージンΔIだけ小さくすることにより安定な動
作点としている。この電流マージンは電流設定値
変更時にも常に確保されなければ、図からも明ら
かな通り動作点が無くなり運転不能となる。とこ
ろが、伝送装置を用いて電流設定値を相手端に送
つているため、この時間遅れを考慮しないと、電
流設定値の急激な変更時に先に述べた電流マージ
ンが無くなるという状態になる可能性がある。従
来はこの伝送遅れを補償するため、送信側の電流
設定値信号を一定時間遅延させてから制御装置4
に入力する等の対策がとられている。 Figure 2 shows a diagram showing the operating characteristics of a DC power transmission system. The steady state operating point is point P, which is made stable by making the current setting value given to the inverse converter side smaller than that of the forward converter side by a current margin ΔI. If this current margin is not always maintained even when the current setting value is changed, as is clear from the figure, there will be no operating point and operation will become impossible. However, since a transmission device is used to send the current setting value to the other end, if this time delay is not taken into consideration, there is a possibility that the current margin mentioned above will disappear when the current setting value suddenly changes. be. Conventionally, in order to compensate for this transmission delay, the current setting value signal on the transmitting side is delayed for a certain period of time before being transmitted to the control device 4.
Countermeasures are being taken, such as inputting information into
しかしながら、CDT伝送等の伝送方式の場合、
伝送遅延時間がばらつき、完全に同時に両端の電
流設定値を変更することは不可能である。又、伝
送回線又は伝送装置が故障した場合には、相手端
に電流設定値信号が到達せず、自端の電流設定値
のみ変更するため電流マージンが無くなるなどの
欠点があつた。 However, in the case of transmission methods such as CDT transmission,
The transmission delay time varies, and it is impossible to change the current setting values at both ends completely at the same time. Further, when a transmission line or a transmission device breaks down, the current setting value signal does not reach the other end, and only the current setting value of the own end is changed, resulting in a loss of current margin.
本発明は上記のような従来の欠点を除去するた
めになされたものであり、電流設定値の変更時は
もちろん伝送回線、伝送装置の故障時にも電流マ
ージンを確保することのできる装置を提供するこ
とを目的とする。 The present invention has been made to eliminate the above-mentioned conventional drawbacks, and provides a device that can ensure a current margin not only when changing the current setting value but also when a transmission line or transmission device fails. The purpose is to
以下、この発明の一実施例を図について説明す
る。第3図において、6は電流設定値発生回路で
発生された電流設定値、7は伝送するためのサン
プルホールド回路、8,9は伝送装置、10は2
つの入力の最小値を選択する回路であり、例えば
図示の如く2個のダイオードで構成される回路で
も良い。11は2つの入力の最大値を選択する回
路であり、例えば図示の如く2個のダイオードで
構成される回路でも良い。12はINV運転時に
閉成する接点、13はREC運転時に閉成する接
点、14は自端の電流設定値として使用する信
号、15は相手端の電流設定値として使用する信
号である。 An embodiment of the present invention will be described below with reference to the drawings. In FIG. 3, 6 is a current set value generated by a current set value generation circuit, 7 is a sample hold circuit for transmission, 8 and 9 are transmission devices, and 10 is a 2
This circuit selects the minimum value of two inputs, and may be a circuit composed of two diodes as shown in the figure, for example. Reference numeral 11 denotes a circuit for selecting the maximum value of two inputs, and for example, it may be a circuit composed of two diodes as shown in the figure. 12 is a contact that is closed during INV operation, 13 is a contact that is closed during REC operation, 14 is a signal used as the current setting value of the own end, and 15 is a signal used as the current setting value of the opposite end.
次に動作について第4図も用いながら説明す
る。電流指令値Idp6を伝送するため、伝送装置
8入力前にサンプルホールド回路7によりサンプ
リングされる。電流指令値が増加又は減少した場
合のサンプリングされた信号は第4図a,bの
で示すような階段状の波形となる。これを相手端
に伝送した信号は伝送遅れ時間だけ遅れてで示
す波形となる。相手端より逆に伝送されてくる信
号は更に伝送遅れ時間だけ遅れてで示す波形と
なる。伝送遅れ時間は伝送タイミングにより多少
ばらついても,,の波形の時間関係が変わ
ることはない。 Next, the operation will be explained using FIG. 4 as well. In order to transmit the current command value Idp6, it is sampled by the sample and hold circuit 7 before being input to the transmission device 8. The sampled signal when the current command value increases or decreases has a step-like waveform as shown in FIGS. 4a and 4b. The signal transmitted to the other end has a waveform delayed by the transmission delay time. The signal transmitted in the opposite direction from the other end has a waveform further delayed by the transmission delay time. Even if the transmission delay time varies somewhat depending on the transmission timing, the time relationship of the waveforms does not change.
今、自端がINV運転の場合を考えると、10
の最小値選択回路によりIdpが増加する時はの
波形が、Idpが減少する時にはの波形が選択さ
れる。この時、相手端はREC運転中でありIdpは
の波形の如く変化している。従つて、常に
INV端のIdp≦REC端のIdpの関係が成立し、
INV端ではこれから更に電流マージンΔIを差し
引いた信号を定電流制御装置に入力しているた
め、両端の電流マージンは常に確保されているこ
とになる。 Now, considering the case where the own end is in INV operation, 10
The minimum value selection circuit selects the waveform when Idp increases and the waveform when Idp decreases. At this time, the other end is in REC operation and the Idp is changing as shown in the waveform. Therefore, always
The relationship of Idp at the INV end ≦ Idp at the REC end is established,
At the INV end, a signal obtained by further subtracting the current margin ΔI is input to the constant current control device, so the current margin at both ends is always ensured.
自端がREC運転の場合を考えると、11の最
大値選択回路によりIdpが増加する時はの波形
が、Idpが減少する時にはの波形が選択される。
この時にも前述したと同様に、常にREC端のIdp
≧INV端のIdpの関係が成立し、両端の電流マー
ジンは確保されていることになる。 Considering the case where the own end is in REC operation, the maximum value selection circuit 11 selects the waveform when Idp increases and the waveform when Idp decreases.
At this time, as mentioned above, the Idp at the REC end is always
The relationship ≧Idp at the INV end is established, and the current margin at both ends is ensured.
なお、上記実施例では自端の信号として7のサ
ンプルホールド回路を通つた信号を使用したが、
第4図から明らかなようにサンプルホールド回路
を通る前の信号を用いてもよい。又、最小値選択
回路、最大値選択回路としてダイオードを用いた
回路を図示したが、もちろん他の手段によつて最
大値、最小値を選択する回路を用いてもよいこと
は言うまでもない。 Note that in the above embodiment, the signal passed through the sample and hold circuit No. 7 was used as the signal at the own end.
As is clear from FIG. 4, the signal before passing through the sample and hold circuit may be used. Further, although a circuit using diodes as the minimum value selection circuit and maximum value selection circuit is illustrated, it goes without saying that a circuit that selects the maximum value and minimum value by other means may be used.
以上のように、本発明によれば電流設定値の送
信値と相手端からの返信値の最小値又は最大値を
選択し、自端の電流設定値とすることにより常に
電流マージンを確保し安定した運転が可能とな
る。 As described above, according to the present invention, by selecting the minimum or maximum value of the current setting value transmitted and the reply value from the other end and setting it as the current setting value of the own end, a current margin is always ensured and stability is achieved. This makes it possible to drive with ease.
第1図は直流送電系の構成図、第2図は直流送
電系の運転特性を表わす図、第3図は本発明に係
る電流設定値制御回路の一実施例を示す図、第4
図は送信データ、受信データ、返信データの関係
を示す図である。
11,12は変換用変圧器、21,22は電力
変換装置、31,32は直流リアクトル、6は電
流設定値、7はサンプルホールド回路、8,9は
伝送装置、10は最小値選択回路、11は最大選
択回路、14,15は各端の電流設定値である。
なお、図中、同一符号は同一、又は相手部分を示
す。
FIG. 1 is a configuration diagram of a DC power transmission system, FIG. 2 is a diagram showing the operating characteristics of the DC power transmission system, FIG. 3 is a diagram showing an embodiment of the current setting value control circuit according to the present invention, and FIG.
The figure is a diagram showing the relationship among transmission data, reception data, and reply data. 11 and 12 are conversion transformers, 21 and 22 are power conversion devices, 31 and 32 are DC reactors, 6 is a current setting value, 7 is a sample and hold circuit, 8 and 9 are transmission devices, 10 is a minimum value selection circuit, 11 is a maximum selection circuit, and 14 and 15 are current setting values at each end.
In addition, in the drawings, the same reference numerals indicate the same or opposite parts.
Claims (1)
された電流設定値を相手端へ伝送して相手端の電
力変換装置の電流設定値とする第1の伝送装置
と、相手端の電流設定値を自端へ伝送する第2の
伝送装置と、この第2の伝送装置の出力と上記自
端で発生された電流設定値との最小値を選択する
最小値選択回路と、上記第2の伝送装置の出力と
上記自端で発生された電流設定値との最大値を選
択する最大値選択回路とを備え、自端の電力変換
装置が順変換運転のときは上記最大値選択回路の
出力を、逆変換運転のときは上記最小値選択回路
の出力を自端の電力変換装置へ電力設定値として
与えて制御することを特徴とする直流送電線の電
流設定値制御装置。1. A first transmission device that transmits a current setting value generated at its own end to the other end to control the current of a DC transmission line and uses it as a current setting value of a power conversion device at the other end, and a current setting value at the other end. a second transmission device that transmits the value to the own end; a minimum value selection circuit that selects the minimum value between the output of the second transmission device and the current setting value generated at the second end; It is equipped with a maximum value selection circuit that selects the maximum value between the output of the transmission device and the current setting value generated at the own end, and when the power conversion device at the own end is in forward conversion operation, the output of the maximum value selection circuit is A current set value control device for a DC power transmission line, characterized in that during inverse conversion operation, the output of the minimum value selection circuit is given as a power set value to the power converter at its own end for control.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56149897A JPS5851739A (en) | 1981-09-22 | 1981-09-22 | Current set value controller for dc transmission line |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56149897A JPS5851739A (en) | 1981-09-22 | 1981-09-22 | Current set value controller for dc transmission line |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5851739A JPS5851739A (en) | 1983-03-26 |
| JPS64898B2 true JPS64898B2 (en) | 1989-01-09 |
Family
ID=15484998
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56149897A Granted JPS5851739A (en) | 1981-09-22 | 1981-09-22 | Current set value controller for dc transmission line |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5851739A (en) |
-
1981
- 1981-09-22 JP JP56149897A patent/JPS5851739A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5851739A (en) | 1983-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4894762A (en) | Method and apparatus to avoid commutation failure in a regenerative converter | |
| US4665299A (en) | Arc welding power source with response delay compensating control | |
| US4263517A (en) | Control method and system for an high voltage direct current system | |
| EP0481456B1 (en) | Power conversion apparatus | |
| US4516038A (en) | Triangle wave generator | |
| JPH0570391B2 (en) | ||
| JPS64898B2 (en) | ||
| JPS6142512B2 (en) | ||
| GB2002974A (en) | Direct current power transmission system | |
| TW342568B (en) | A method and arrangement for controlling the operation mode of a subscriber line interface circuit | |
| JPS64897B2 (en) | ||
| JP3197615B2 (en) | Control device of AC / DC converter | |
| JPH0223062Y2 (en) | ||
| RU1208995C (en) | Device for control of thyristor converter | |
| KR0168010B1 (en) | One point control method and circuit in dual frequency send of an exchanger | |
| SU1198556A1 (en) | Device for reception and transmission of pulse signals | |
| JPH02117237A (en) | Home bus system | |
| JPH0213531B2 (en) | ||
| SU1704224A1 (en) | Device for discrete control of capacitor bank power | |
| SU864600A1 (en) | Device for power supply of electric thermal unit | |
| JPS631031B2 (en) | ||
| JPS63167632A (en) | Output voltage control circuit | |
| JPS62203428A (en) | Transmitter | |
| JPH0230234A (en) | Internal state setting system for transcoder | |
| JPH07245652A (en) | Test equipment for digital line connector |