KR20020002943A - 격리막 형성 방법 - Google Patents
격리막 형성 방법 Download PDFInfo
- Publication number
- KR20020002943A KR20020002943A KR1020000037313A KR20000037313A KR20020002943A KR 20020002943 A KR20020002943 A KR 20020002943A KR 1020000037313 A KR1020000037313 A KR 1020000037313A KR 20000037313 A KR20000037313 A KR 20000037313A KR 20020002943 A KR20020002943 A KR 20020002943A
- Authority
- KR
- South Korea
- Prior art keywords
- isolation
- layer
- forming
- mask
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
- H10W10/0143—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations comprising concurrently refilling multiple trenches having different shapes or dimensions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/018—Manufacture or treatment of isolation regions comprising dielectric materials using selective deposition of crystalline silicon, e.g. using epitaxial growth of silicon
Landscapes
- Element Separation (AREA)
Abstract
Description
Claims (1)
- 격리 영역이 정의된 기판을 마련하는 단계;상기 격리 영역의 기판상에 소자 분리 막을 형성하는 단계;상기 소자 분리 막을 마스크로 에피택셜층을 성장시킨 후 평탄화하는 단계를 포함하여 이루어짐을 특징으로 하는 격리막 형성 방법.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020000037313A KR20020002943A (ko) | 2000-06-30 | 2000-06-30 | 격리막 형성 방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020000037313A KR20020002943A (ko) | 2000-06-30 | 2000-06-30 | 격리막 형성 방법 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20020002943A true KR20020002943A (ko) | 2002-01-10 |
Family
ID=19675545
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020000037313A Ceased KR20020002943A (ko) | 2000-06-30 | 2000-06-30 | 격리막 형성 방법 |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR20020002943A (ko) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7941714B2 (en) | 2007-01-09 | 2011-05-10 | Samsung Electronics Co., Ltd. | Parallel bit test apparatus and parallel bit test method capable of reducing test time |
| KR101312773B1 (ko) * | 2011-11-16 | 2013-09-27 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 반전 톤 sti 형성 |
| CN104517885A (zh) * | 2013-09-27 | 2015-04-15 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制造方法 |
-
2000
- 2000-06-30 KR KR1020000037313A patent/KR20020002943A/ko not_active Ceased
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7941714B2 (en) | 2007-01-09 | 2011-05-10 | Samsung Electronics Co., Ltd. | Parallel bit test apparatus and parallel bit test method capable of reducing test time |
| KR101312773B1 (ko) * | 2011-11-16 | 2013-09-27 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 반전 톤 sti 형성 |
| US8629040B2 (en) | 2011-11-16 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for epitaxially growing active regions between STI regions |
| US8728906B2 (en) | 2011-11-16 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reverse tone STI formation |
| US9177792B2 (en) | 2011-11-16 | 2015-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reverse tone STI formation and epitaxial growth of semiconductor between STI regions |
| CN104517885A (zh) * | 2013-09-27 | 2015-04-15 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制造方法 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR19990044793A (ko) | 집적회로의 영역 격리 방법 및 그 방법을 이용한격리영역을 갖는 집적회로 | |
| US5681776A (en) | Planar selective field oxide isolation process using SEG/ELO | |
| US5830773A (en) | Method for forming semiconductor field region dielectrics having globally planarized upper surfaces | |
| US6667222B1 (en) | Method to combine zero-etch and STI-etch processes into one process | |
| KR100190000B1 (ko) | 딥 트렌치와 샐로우 트렌치 조합형 소자분리 구조 및 그 제조방법 | |
| US6103581A (en) | Method for producing shallow trench isolation structure | |
| KR20020002943A (ko) | 격리막 형성 방법 | |
| KR100333374B1 (ko) | 더블 게이트를 갖는 에스오아이 소자의 제조방법 | |
| JP2003197734A (ja) | 半導体装置の素子分離膜の形成方法 | |
| KR100383758B1 (ko) | 반도체 소자의 소자 분리막 형성 방법 | |
| KR100325608B1 (ko) | 반도체 소자 분리를 위한 얕은 트렌치 제조 방법 | |
| KR100538630B1 (ko) | 반도체 소자의 소자격리층 형성 방법 | |
| KR100338938B1 (ko) | 반도체 장치의 분리구조 제조방법 | |
| KR19980060903A (ko) | 반도체 소자의 소자분리막 형성방법 | |
| KR20030059482A (ko) | 반도체 소자의 소자분리막 형성방법 | |
| KR100315452B1 (ko) | 반도체 소자 분리를 위한 얕은 트렌치 제조 방법 | |
| KR100338948B1 (ko) | 반도체 장치의 분리구조 형성방법 | |
| KR100826790B1 (ko) | 반도체 소자의 트렌치 제조 방법 | |
| JP2701881B2 (ja) | 半導体の分離領域 | |
| KR100325598B1 (ko) | 반도체 소자 분리를 위한 얕은 트렌치 제조 방법 | |
| KR20010084523A (ko) | 반도체소자의 격리영역 형성방법 | |
| KR20000013286A (ko) | 반도체 장치의 소자분리막 제조방법 | |
| KR19990051399A (ko) | 반도체 장치의 소자분리방법 | |
| KR20010009388A (ko) | 반도체 장치의 트랜치 분리구조 형성방법 | |
| KR20010095656A (ko) | 반도체 장치의 소자격리 영역 형성방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
St.27 status event code: N-2-6-B10-B15-exm-PE0601 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |