KR910020902A - Dram셀 제조방법 - Google Patents

Dram셀 제조방법 Download PDF

Info

Publication number
KR910020902A
KR910020902A KR1019900007819A KR900007819A KR910020902A KR 910020902 A KR910020902 A KR 910020902A KR 1019900007819 A KR1019900007819 A KR 1019900007819A KR 900007819 A KR900007819 A KR 900007819A KR 910020902 A KR910020902 A KR 910020902A
Authority
KR
South Korea
Prior art keywords
forming
gate electrode
charge storage
conductive layer
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019900007819A
Other languages
English (en)
Other versions
KR930002291B1 (ko
Inventor
김재갑
Original Assignee
정몽헌
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정몽헌, 현대전자산업 주식회사 filed Critical 정몽헌
Priority to KR1019900007819A priority Critical patent/KR930002291B1/ko
Publication of KR910020902A publication Critical patent/KR910020902A/ko
Application granted granted Critical
Publication of KR930002291B1 publication Critical patent/KR930002291B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05Making the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/01Manufacture or treatment
    • H10D1/041Manufacture or treatment of capacitors having no potential barriers
    • H10D1/042Manufacture or treatment of capacitors having no potential barriers using deposition processes to form electrode extensions

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

내용 없음

Description

DRAM셀 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2A도 내지 제2E도는 본 발명에 따라 DRAM 셀을 제조하는 과정을 나타내는 단면도.

Claims (3)

  1. DAM셀 제조방법에 있어서, 실리콘 기판 일정부분에 소자분리 산화막을 형성하고, 노출된 실리콘 기판에 게이트 산화막, 게이트 전극 및 게이트 전극선용 도전층 및 제1절연층을 소정두께 형성하는 단계와, 광리 소그라피 기술을 이용하여 최소한의 선폭 간격으로 상기 게이트 산화막 및 소자분리 산화막 상부에서 게이트전극 및 게이트 전극선을 형성하고, 게이트 전극 및 게이트 전극선을 형성하고, 게이트전극 및 게이트 전극선 측벽에 절연 스페이서를 형성하는 단계와, 상기 게이트전극 양측의 실리콘 기판내에 소오스 및 드레인 전극을 형성하는 단계와, 전체 표면상부에서 일정두께의 제2절연층을 형성하는 단계와, 상기 제2절연층 상부에 제2전하보존 전극용 도전층을 형성하고 감광막을 마스크로 사용한 광리소그라피 기술로 게이트전극 일정상부에서 게이트 전극선 일정 상부까지 상기 제1전하보존 전극용 도전층과 제2절연층의 일부를 식각하여 콘택홈을 형성하는 단계와, 상기 콘택홈 및 제1전하보존 전극용 도전층 상부에 제2전하보존 전극용 도전층을 형성하고, 광리소그라피 기술에 의해 전하보존전극을 형성하는 단계와, 상기 전하보존전극 표면에 캐패시터 유전체막을 형성하고, 전체적으로 플레이트 전극용 도전층을 형성한후 광리소그라피 기술로 플레이트 전극을 형성하는 단계로 이루어지는 것을 특징으로 하는 DRAM셀 제조방법.
  2. 제1항에 있어서, 상기 제1전하보존 전극용 도전층의 두께는 상기 제2전하보존 전극용 도전층의 두께보다 두껍게 하여 전하보존전극의 표면적을 크게한 것을 특징으로 하는 DRAM셀 제조방법.
  3. 제1항에 있어서, 상기 제2절연층은 산화막인 특징으로 하는 DRAM셀 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900007819A 1990-05-30 1990-05-30 Dram 셀 제조방법 Expired - Fee Related KR930002291B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900007819A KR930002291B1 (ko) 1990-05-30 1990-05-30 Dram 셀 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900007819A KR930002291B1 (ko) 1990-05-30 1990-05-30 Dram 셀 제조방법

Publications (2)

Publication Number Publication Date
KR910020902A true KR910020902A (ko) 1991-12-20
KR930002291B1 KR930002291B1 (ko) 1993-03-29

Family

ID=19299538

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900007819A Expired - Fee Related KR930002291B1 (ko) 1990-05-30 1990-05-30 Dram 셀 제조방법

Country Status (1)

Country Link
KR (1) KR930002291B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100328706B1 (ko) * 1999-06-22 2002-03-20 박종섭 반도체장치

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100328706B1 (ko) * 1999-06-22 2002-03-20 박종섭 반도체장치

Also Published As

Publication number Publication date
KR930002291B1 (ko) 1993-03-29

Similar Documents

Publication Publication Date Title
KR940016805A (ko) 반도체 소자의 적층 캐패시터 제조 방법
KR950028198A (ko) 캐패시터 제조방법
KR920022525A (ko) 디램셀의 캐패시터 제조 방법 및 그 구조
KR960024604A (ko) 이중 채널 박막트랜지스터 및 그 제조방법
KR920008938A (ko) 스택캐패시터 및 그제조방법
KR910020902A (ko) Dram셀 제조방법
KR950026042A (ko) 적층 캐패시터 제조방법
KR950007168A (ko) 반도체 장치의 캐패시터 전극 제조 방법
KR920010968A (ko) 적층캐패시터 제조방법
KR940016776A (ko) 열린 박스(box) 구조의 전하보존전극 제조 방법
KR950026036A (ko) 반도체소자 및 그 제조방법
KR900017086A (ko) 2중 적층 캐패시터 구조를 갖는 반도체 기억장치 및 그 제조방법
KR950025999A (ko) 캐패시터 제조방법
KR950025983A (ko) 캐패시터 제조방법
KR930014986A (ko) Dram셀 및 그 제조방법
KR940016775A (ko) 울타리 구조의 전하보존전극 제조 방법
KR920020727A (ko) 자기 정렬콘택 제조방법
KR920010836A (ko) 반도체 소자의 콘택 제조방법
KR920007184A (ko) 반도체장치의 제조방법
KR970003959A (ko) 캐패시터의 전하저장전극 형성방법
KR940016769A (ko) 고집적 반도체기억장치의 전하보존전극 제조 방법
KR940016786A (ko) 반도체 메모리 장치의 제조 방법
KR910020900A (ko) Dram 셀 및 그 제조방법
KR960009192A (ko) 디램셀의 제조방법
KR930015009A (ko) 디램 셀 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 16

FPAY Annual fee payment

Payment date: 20090223

Year of fee payment: 17

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 17

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20100330

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20100330

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000