KR950022425A - Communication Processor Board capable of DMA - Google Patents

Communication Processor Board capable of DMA Download PDF

Info

Publication number
KR950022425A
KR950022425A KR1019930029861A KR930029861A KR950022425A KR 950022425 A KR950022425 A KR 950022425A KR 1019930029861 A KR1019930029861 A KR 1019930029861A KR 930029861 A KR930029861 A KR 930029861A KR 950022425 A KR950022425 A KR 950022425A
Authority
KR
South Korea
Prior art keywords
communication
dma
memory
processor
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019930029861A
Other languages
Korean (ko)
Other versions
KR970002412B1 (en
Inventor
이상남
Original Assignee
이헌조
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 엘지전자 주식회사 filed Critical 이헌조
Priority to KR1019930029861A priority Critical patent/KR970002412B1/en
Publication of KR950022425A publication Critical patent/KR950022425A/en
Application granted granted Critical
Publication of KR970002412B1 publication Critical patent/KR970002412B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)

Abstract

본 발명은 통신에 필요한 프로그램을 수행하는 통신코프로세서부를 프로세서 버스에 연결하지 않고 통신에 필요한 프로그램을 저장하는 통신용 메모리(Common Cation Memory)을 통하여 프로세서(CPU)와 독립적으로 데이타가 전송되도록 DMA(Direct Memory Access)를 수행할 수 있도록 한 디엠에이(DMA)가 가능한 통신코프러세서 보드에 관한 것으로, 종래 통신코프러세서 보드는 통신프로그램을 수행하기 위해 통신코프로세서(3)가 프로세서 메모리부(2)에 저장된 명령코드를 계속 억세스하므로 프로세서버스(5)는 비지(Busy)하게 되어 CPU(1)와 독립적으로 통신을 수행하고자 할 경우 통신코프로세서부(3)가 프로세서 버스(5)를 계속 점유하고 프로세서 메모리부(2)에 저장된 명령코드를 억세스하므로 통신코프러세서 보드는 CPU(1)와 독립적으로 데이타를 전송하는 DMA기능을 정상적으로 수행하지 못하는 문제점이 있었다. 본 발명은 이와같은 종래 문제점을 해결하기 위하여 통신코프로세서부를 프로세서 버스에 연결하지 않고 통신에 필요한 프로그램을 저장하는 통신용 메모리부에 연결시켜 CPU와 독립적으로 데이타를 전송하는 DMA기능을 용이하게 수행할 수 있도록 한 것으로 통신기능을 하는 컴퓨터 시스템등에 적용한다.According to the present invention, a DMA (Direct) is used to transmit data independently of a processor (CPU) through a communication memory (Common Cation Memory) storing a program necessary for communication without connecting a communication coprocessor unit for executing a program necessary for communication to the processor bus. A communication coprocessor board capable of performing a DMA (DMA) capable of performing a memory access), the conventional communication coprocessor board has a communication coprocessor (3) is a processor memory unit (2) to perform a communication program In this case, the processor bus 5 is busy, so that the communication coprocessor unit 3 continues to occupy the processor bus 5 in order to perform communication independently from the CPU 1. And access to the command code stored in the processor memory section 2, the communication processor board has a DMA function for transferring data independently of the CPU (1). There was a problem that can not be performed normally. The present invention can easily perform the DMA function to transfer data independently of the CPU by connecting to the communication memory unit for storing the program necessary for communication without connecting the communication coprocessor unit to the processor bus in order to solve such a conventional problem It is applied to a computer system that performs a communication function.

Description

다엠에이(DMA)가 가능한 통신코프러세서 보드DMA-enabled communication processor board

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명 통신용 코프러세서 보드의 블럭 구성도.2 is a block diagram of a communication coprocessor board according to the present invention.

Claims (1)

통신용 메모리(9)에 통신에 필요한 프로그램을 라이트한 후 통신코프로세서부(3)에 인터럽트를 거는 CPU(1)와, 통신수행을 위한 프로세서 메모리부(2)와 CPU(1)와 독립적으로 통신데이타를 전송하며 DMA기능을 제어하는 DMA제어기(4)와, 통신에 필요한 프로그램을 수행하는 통신코프러세서부(3)와, 상기 통신코프러세서부(3)에서 수행하는 통신에 필요한 프로그램을 저장하는 통신용 메모리부(9)와 통신데이타를 임시 저장하는 데이타버퍼 메모리부(6)와, 상기 DMA제어기(4)와, 통신데이타를 저장하는 메모리 보드(7)가 시스템버스(8)에 연결되어 CPU와 독립적으로 디엠에이(DMA)가 가능한 통신코프러세서 보드.Independently communicates with the CPU 1 which interrupts the communication coprocessor unit 3 after writing a program necessary for communication in the communication memory 9, and the processor memory unit 2 and CPU 1 for performing communication. A DMA controller (4) for transferring data and controlling a DMA function, a communication coprocessor unit (3) for executing a program necessary for communication, and a program for communication performed by the communication coprocessor unit (3); The communication memory section 9 and the data buffer memory section 6 for temporarily storing the communication data, the DMA controller 4, and the memory board 7 for storing the communication data are connected to the system bus 8 to provide a CPU. Communication processor board capable of independent DMA (DMA). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930029861A 1993-12-27 1993-12-27 Communication coprocessor board capable of using dma Expired - Fee Related KR970002412B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930029861A KR970002412B1 (en) 1993-12-27 1993-12-27 Communication coprocessor board capable of using dma

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930029861A KR970002412B1 (en) 1993-12-27 1993-12-27 Communication coprocessor board capable of using dma

Publications (2)

Publication Number Publication Date
KR950022425A true KR950022425A (en) 1995-07-28
KR970002412B1 KR970002412B1 (en) 1997-03-05

Family

ID=19372856

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930029861A Expired - Fee Related KR970002412B1 (en) 1993-12-27 1993-12-27 Communication coprocessor board capable of using dma

Country Status (1)

Country Link
KR (1) KR970002412B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9065674B2 (en) * 2011-04-29 2015-06-23 Qualcomm Incorporated Multiple slimbus controllers for slimbus components
US9043634B2 (en) 2011-04-29 2015-05-26 Qualcomm Incorporated Methods, systems, apparatuses, and computer-readable media for waking a SLIMbus without toggle signal

Also Published As

Publication number Publication date
KR970002412B1 (en) 1997-03-05

Similar Documents

Publication Publication Date Title
KR860006743A (en) Data processing systems
KR910003498A (en) Microprocessor
KR970016975A (en) An information handling system comprising an effective address translation for one or more coprocessors
DE68928040D1 (en) Buffer storage subsystem for peripheral controls and processes
JPS6159527A (en) Graphic work station
JPS63241640A (en) Computer system
EP0239128A3 (en) Data processing device with direct memory access function
KR950022425A (en) Communication Processor Board capable of DMA
EP0299075A4 (en) Processing unit having at least one coprocessor.
KR900005303A (en) Data processing unit
KR970059914A (en) Flash memory system
KR100450843B1 (en) Interfacing archtecture of video CODEC processor between protocol processor
JPS57111733A (en) Bus conversion system
KR101008806B1 (en) A data processing system and a container forming the system, a portable telephone and an access distribution method
KR970016886A (en) Information processing system with efficient power-on initialization
KR900015007A (en) Transmission Control Method in Microprocessor System and Microprocessor System
KR19990075990A (en) Data processing systems
JPS6341103B2 (en)
KR930023847A (en) Parallel processor system
KR960018958A (en) Main Memory Access Device Using Data Buffer When Performing Atomic Instruction in Multiprocessor System
KR950020230A (en) Memory Sharing Access Control Unit in Multiprocessor System
KR950012222A (en) Cache Memory Sharing Dual Processor Board
JPS57130278A (en) Storage device
GB2221777A (en) Data processor
KR100251849B1 (en) I/o control board having multiplexing function

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20020627

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20030819

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20030819

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000