KR970077963A - 전류전달회로 및 이를 사용한 전류전압변환회로 - Google Patents
전류전달회로 및 이를 사용한 전류전압변환회로 Download PDFInfo
- Publication number
- KR970077963A KR970077963A KR1019970017454A KR19970017454A KR970077963A KR 970077963 A KR970077963 A KR 970077963A KR 1019970017454 A KR1019970017454 A KR 1019970017454A KR 19970017454 A KR19970017454 A KR 19970017454A KR 970077963 A KR970077963 A KR 970077963A
- Authority
- KR
- South Korea
- Prior art keywords
- transistors
- current
- circuit
- output side
- current transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 title claims 7
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 5
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of DC power input into DC power output
- H02M3/02—Conversion of DC power input into DC power output without intermediate conversion into AC
- H02M3/04—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters
- H02M3/10—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/125—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means
- H02M3/135—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means using semiconductor devices only
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is DC
- G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/262—Current mirrors using field-effect transistors only
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Control Of Electrical Variables (AREA)
Abstract
Description
Claims (10)
- 트랜지스터로 구성된 입력 측에 흐르는 전류에 대하여 트랜지스터로 구성되는 출력측에 소정 비율의 전류가 흐르는 전류 전달회로에 있어서, 상기 입력측과 출력측의 적어도 어느 한 쪽이 복수의 트랜지스터로 구성되고, 상기 입력측과 출력측의 모든 그 트랜지스터는 동일한 길이를 갖는 것을 특징으로 하는 전류전달회로.
- 제 1 항에 있어서, 상기 복수의 트랜지스터는 상기 소정 비율에 따른 수를 갖는 것을 특징으로 하는 전류전달회로.
- 제 1 항 또는 제 2 항에 있어서, 상기 입력측의 모든 트랜지스터는 동일한 게이트 폭을 갖는 것을 특징으로 하는 전류전달회로.
- 제 1 항에 있어서, 상기 출력측의 모든 트랜지스터는 동일한 게이트 폭을 갖는 것을 특징으로 하는 전류전달회로.
- 제 1 항 또는 제 2 항에 있어서, 상기 입력측과 출력측을 구성하는 모든 트랜지스터는 동일한 게이트 폭을 갖는 것을 특징으로 하는 전류전달회로.
- 제 3 항 또는 제 4 항에 있어서, 입력측의 트랜지스터의 게이트폭과 출력측의 트랜지스터의 게이트 폭과는 상기 소정 비율에 따라 다른 것을 특징으로 하는 전류전달회로.
- 제 1 항에 기재의 전류전달회로와, 그 전류전달회로의 출력측에 흐르는 전류에 따른 전압을 발생시키는 소정 수의 트랜지스터로 구성되는 것으로서, 그 트랜지스터를 형성하는 적어도 게이트의 길이를 상기 전류전달회로를 구성하는 모든 상기 트랜지스터의 게이트의 길이와 동일하게 형성된 변환회로를 갖는 것을 특징으로 하는 전류 전압 변환회로.
- 제 7 항에 있어서, 변환회로를 구성하는 모든 트랜지스터는 동일한 게이트 폭을 갖는 것을 특징으로 하는 전류 전압 변환회로.
- 제 7 항 또는 제 8 항에 있어서, 변환회로의 모든 트랜지스터의 게이트 폭과 상기 전류전달회로의 입력측 또는 출력측의 적어도 한 쪽을 구성하는 트랜지스터의 게이트 폭과는 동일한 것을 특징으로 하는 전류 전압 변환회로.
- 제 7 항 또는 제 8 항에 있어서, 변환회로의 모든 트랜지스터의 게이트 폭은 상기 전류전달회로의 입력측과 출력측을 구성하는 트랜지스터의 게이트 폭과는 다른 것을 특징으로 하는 전류전압변환회로.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12365796A JP3828200B2 (ja) | 1996-05-17 | 1996-05-17 | 電流伝達回路及びこれを用いた電流電圧変換回路 |
| JP96-123657 | 1996-05-17 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR970077963A true KR970077963A (ko) | 1997-12-12 |
| KR100274776B1 KR100274776B1 (ko) | 2001-01-15 |
Family
ID=14866052
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019970017454A Expired - Lifetime KR100274776B1 (ko) | 1996-05-17 | 1997-05-07 | 전류전달회로 및 이를 사용한 전류전압변환회로 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5982206A (ko) |
| JP (1) | JP3828200B2 (ko) |
| KR (1) | KR100274776B1 (ko) |
| FR (1) | FR2749951B1 (ko) |
| TW (1) | TW338127B (ko) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6100738A (en) * | 1998-12-22 | 2000-08-08 | Philips Electronics North America Corporation | High-speed current switch with complementary stages |
| JP2000223586A (ja) * | 1999-02-02 | 2000-08-11 | Oki Micro Design Co Ltd | 半導体集積回路 |
| JP2003005710A (ja) * | 2001-06-25 | 2003-01-08 | Nec Corp | 電流駆動回路及び画像表示装置 |
| US6838654B2 (en) * | 2002-01-17 | 2005-01-04 | Capella Microsystems, Inc. | Photodetection system and circuit for amplification |
| JP5132891B2 (ja) * | 2006-03-23 | 2013-01-30 | 新電元工業株式会社 | 半導体集積回路 |
| CN102063139B (zh) * | 2009-11-12 | 2013-07-17 | 登丰微电子股份有限公司 | 温度系数调整电路及温度补偿电路 |
| JP5323142B2 (ja) * | 2010-07-30 | 2013-10-23 | 株式会社半導体理工学研究センター | 基準電流源回路 |
| KR102526687B1 (ko) * | 2020-12-11 | 2023-04-27 | 한양대학교 산학협력단 | 전류 미러 회로 |
| US12130651B2 (en) | 2021-08-26 | 2024-10-29 | Stmicroelectronics (Grenoble 2) Sas | Current mirror |
| US11966247B1 (en) * | 2023-01-27 | 2024-04-23 | Psemi Corporation | Wide-swing intrinsic MOSFET cascode current mirror |
| US12476598B2 (en) | 2023-01-27 | 2025-11-18 | Psemi Corporation | Intrinsic MOS cascode differential input pair |
| US20250284305A1 (en) * | 2024-03-07 | 2025-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voltage reference circuit using field-effect transistors |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4453094A (en) * | 1982-06-30 | 1984-06-05 | General Electric Company | Threshold amplifier for IC fabrication using CMOS technology |
| US4550284A (en) * | 1984-05-16 | 1985-10-29 | At&T Bell Laboratories | MOS Cascode current mirror |
| US4608530A (en) * | 1984-11-09 | 1986-08-26 | Harris Corporation | Programmable current mirror |
| US4723108A (en) * | 1986-07-16 | 1988-02-02 | Cypress Semiconductor Corporation | Reference circuit |
| EP0561469A3 (en) * | 1992-03-18 | 1993-10-06 | National Semiconductor Corporation | Enhancement-depletion mode cascode current mirror |
| US5353028A (en) * | 1992-05-14 | 1994-10-04 | Texas Instruments Incorporated | Differential fuse circuit and method utilized in an analog to digital converter |
| US5515010A (en) * | 1994-09-26 | 1996-05-07 | Texas Instruments Incorporated | Dual voltage level shifted, cascoded current mirror |
-
1996
- 1996-05-17 JP JP12365796A patent/JP3828200B2/ja not_active Expired - Lifetime
-
1997
- 1997-04-15 US US08/842,534 patent/US5982206A/en not_active Expired - Lifetime
- 1997-04-21 TW TW086105169A patent/TW338127B/zh not_active IP Right Cessation
- 1997-05-07 KR KR1019970017454A patent/KR100274776B1/ko not_active Expired - Lifetime
- 1997-05-14 FR FR9705910A patent/FR2749951B1/fr not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP3828200B2 (ja) | 2006-10-04 |
| KR100274776B1 (ko) | 2001-01-15 |
| FR2749951B1 (fr) | 2001-06-15 |
| FR2749951A1 (fr) | 1997-12-19 |
| TW338127B (en) | 1998-08-11 |
| US5982206A (en) | 1999-11-09 |
| JPH09307370A (ja) | 1997-11-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR880005731A (ko) | 레벨변환회로 | |
| KR980005030A (ko) | 승압된 백게이트 바이어스를 갖는 다단 승압 회로 | |
| KR950007292A (ko) | 저소비 전류로 동작하는 파워-온 신호 발생 회로 | |
| KR930003556A (ko) | 점진적 턴-온 특성의 cmos 구동기 | |
| KR880001108A (ko) | Cmos 입력회로 | |
| KR970077963A (ko) | 전류전달회로 및 이를 사용한 전류전압변환회로 | |
| KR850006277A (ko) | 입력버퍼 및 임계 전압 증가방법 | |
| KR960027302A (ko) | 파워 모스페트(mosfet)의 부하전류 조정회로 | |
| KR880012014A (ko) | Bimos 논리회로 | |
| KR900002558A (ko) | 출력회로 | |
| KR910002127A (ko) | 전원절환회로 | |
| KR880004638A (ko) | 차동 회로 | |
| KR890009000A (ko) | 디지탈 집적 회로 | |
| KR930024259A (ko) | 아날로그-디지탈변환기 | |
| KR970013701A (ko) | 버스홀드회로 | |
| KR940020669A (ko) | 바이어스 회로(bias circuit) | |
| KR960039637A (ko) | 집적 버퍼회로 | |
| KR910014942A (ko) | 출력회로 | |
| KR970060422A (ko) | 기판 전위 검출 회로 | |
| KR970705234A (ko) | 가변지연회로 | |
| KR950034763A (ko) | 반도체 집적회로 장치 | |
| KR900015465A (ko) | Cmos 전압레벨 시프팅 및 함수회로 | |
| KR960019978A (ko) | 펄스 발생기 | |
| KR960026787A (ko) | 전류 모드 감지 증폭기를 구비하는 집적 회로 | |
| KR940012802A (ko) | 모스(mos) 기법 증폭기 회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19970507 |
|
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19970507 Comment text: Request for Examination of Application |
|
| PG1501 | Laying open of application | ||
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20000128 Patent event code: PE09021S01D |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20000828 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20000915 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 20000916 End annual number: 3 Start annual number: 1 |
|
| PG1601 | Publication of registration | ||
| PR1001 | Payment of annual fee |
Payment date: 20030908 Start annual number: 4 End annual number: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 20040910 Start annual number: 5 End annual number: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20050909 Start annual number: 6 End annual number: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 20060908 Start annual number: 7 End annual number: 7 |
|
| PR1001 | Payment of annual fee |
Payment date: 20070906 Start annual number: 8 End annual number: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 20080911 Start annual number: 9 End annual number: 9 |
|
| PR1001 | Payment of annual fee |
Payment date: 20090910 Start annual number: 10 End annual number: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20100910 Start annual number: 11 End annual number: 11 |
|
| PR1001 | Payment of annual fee |
Payment date: 20110811 Start annual number: 12 End annual number: 12 |
|
| FPAY | Annual fee payment |
Payment date: 20120821 Year of fee payment: 13 |
|
| PR1001 | Payment of annual fee |
Payment date: 20120821 Start annual number: 13 End annual number: 13 |
|
| FPAY | Annual fee payment |
Payment date: 20130822 Year of fee payment: 14 |
|
| PR1001 | Payment of annual fee |
Payment date: 20130822 Start annual number: 14 End annual number: 14 |
|
| FPAY | Annual fee payment |
Payment date: 20140825 Year of fee payment: 15 |
|
| PR1001 | Payment of annual fee |
Payment date: 20140825 Start annual number: 15 End annual number: 15 |
|
| FPAY | Annual fee payment |
Payment date: 20150819 Year of fee payment: 16 |
|
| PR1001 | Payment of annual fee |
Payment date: 20150819 Start annual number: 16 End annual number: 16 |
|
| FPAY | Annual fee payment |
Payment date: 20160818 Year of fee payment: 17 |
|
| PR1001 | Payment of annual fee |
Payment date: 20160818 Start annual number: 17 End annual number: 17 |
|
| EXPY | Expiration of term | ||
| PC1801 | Expiration of term |