KR970077968A - DC offset elimination circuit - Google Patents
DC offset elimination circuit Download PDFInfo
- Publication number
- KR970077968A KR970077968A KR1019960015604A KR19960015604A KR970077968A KR 970077968 A KR970077968 A KR 970077968A KR 1019960015604 A KR1019960015604 A KR 1019960015604A KR 19960015604 A KR19960015604 A KR 19960015604A KR 970077968 A KR970077968 A KR 970077968A
- Authority
- KR
- South Korea
- Prior art keywords
- signal source
- amplifier
- resistor
- input terminal
- offset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Landscapes
- Amplifiers (AREA)
Abstract
본 발명은 DC 오프셋 제거회로에 관한 것으로서, 특히 OP 앰프를 이용한 DC 오프셋 제거회로에 관한 것이다.The present invention relates to a DC offset removing circuit, and more particularly, to a DC offset removing circuit using an OP amplifier.
본 발명에 따른 DC 오프셋 제거회로는 제 1 OP 앰프의 부입력단자에 제 1 저항과 DC 성분이 포함된 신호원을 직렬 접속하고 상기 부입력단자와 상기 제 1 OP 앰프의 출력단자 사이에 제 2 저항을 접속하고 상기 제 1 OP 앰프의 정입력단자에 상기 신호원의 DC 성분의 전압원과 제 3 저항을 직렬 접속하고 상기 정입력단자와 접지 사이를 제 4 저항으로 연결하는 차동 증폭부 ; 및 상기 차동증폭부의 출력을 유입하여 원래의 위상으로 반전시키고 증폭도를 제어하여 상기 신호원의 AC 레벨과 동일하게 출력시키는 인버팅 증폭부를 포함함을 특징으로 한다. 상술한 바와 같이 본 발명에 따른 오프셋 제거회로는 종래의 카플링 캐패시터에 의한 세팅 타임을 없애고 AC 신호원의 주파수 변화에 따른 레벨이나 위상 변동을 방지한다.A DC offset canceling circuit according to the present invention is characterized in that a signal source including a first resistor and a DC component is connected in series to a negative input terminal of a first operational amplifier and a second positive input is connected between the negative input terminal and an output terminal of the first operational amplifier A differential amplifying unit connecting a resistor and connecting a voltage source of a DC component of the signal source and a third resistor in series to a positive input terminal of the first OP amplifier and connecting a fourth resistor between the positive input terminal and the ground; And an inverting amplifier for inverting the output of the differential amplifier to an original phase and controlling the amplification to output the same as the AC level of the signal source. As described above, the offset eliminating circuit according to the present invention eliminates the setting time by the conventional coupling capacitor and prevents the level or phase fluctuation according to the frequency change of the AC signal source.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제 1 도는 본 발명에 따른 DC 오프셋을 제거하는 일 실시예의 회로도이다. 제 2 도는 본 발명에 따른 DC 오프셋을 제거하는 다른 실시예의 회로도이다.FIG. 1 is a circuit diagram of one embodiment for removing a DC offset in accordance with the present invention. 2 is a circuit diagram of another embodiment for eliminating the DC offset according to the present invention.
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019960015604A KR970077968A (en) | 1996-05-11 | 1996-05-11 | DC offset elimination circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019960015604A KR970077968A (en) | 1996-05-11 | 1996-05-11 | DC offset elimination circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR970077968A true KR970077968A (en) | 1997-12-12 |
Family
ID=66219454
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019960015604A Withdrawn KR970077968A (en) | 1996-05-11 | 1996-05-11 | DC offset elimination circuit |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR970077968A (en) |
-
1996
- 1996-05-11 KR KR1019960015604A patent/KR970077968A/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910016139A (en) | Active filter | |
| KR940704082A (en) | Switching amplifier | |
| KR900003862A (en) | Nonlinear Amplifier and Nonlinear Emphasis and Emphasis Circuits Using the Nonlinear Amplifier | |
| KR900008763A (en) | Amplifier circuit using feedback load | |
| ATE130459T1 (en) | SAMPLE AND HOLD CIRCUIT WITH ZERO POINT COMPENSATION. | |
| KR950002203A (en) | Amplifier device | |
| DE69628070T2 (en) | Controllable filter arrangement | |
| KR970077968A (en) | DC offset elimination circuit | |
| KR880014734A (en) | amplifier | |
| KR910007238A (en) | Amplification circuit | |
| JPS6184913A (en) | High-pass circuit device | |
| KR890001279A (en) | Differential Amplifiers with Differential Outputs | |
| KR910005597A (en) | Electronic circuits (such as FM detection circuits) | |
| KR960003073A (en) | Amplifier Circuit with Negative Feedback Loop for Self Bias | |
| KR830009689A (en) | Signal level control circuit | |
| SE0003510D0 (en) | Voltage controlled oscillator | |
| KR870005547A (en) | Demetrical Circuit | |
| WO1998004037A3 (en) | Electronic circuit comprising complementary transconductors for filters and oscillators | |
| KR940012818A (en) | Filter circuit | |
| JP2001111358A (en) | Analog operational amplifier circuit | |
| JP2000031758A (en) | Balanced amplifier circuit | |
| JP2529354B2 (en) | Voltage conversion circuit | |
| KR900001422Y1 (en) | Pop Noise Reduction Circuit | |
| JPS566508A (en) | Ground-fault detecting circuit for btl amplifier | |
| JPS62270Y2 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19960511 |
|
| PG1501 | Laying open of application | ||
| PC1203 | Withdrawal of no request for examination | ||
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |