MY103842A - Rapid access teletext decoder arrangement. - Google Patents
Rapid access teletext decoder arrangement.Info
- Publication number
- MY103842A MY103842A MYPI89000287A MYPI19890287A MY103842A MY 103842 A MY103842 A MY 103842A MY PI89000287 A MYPI89000287 A MY PI89000287A MY PI19890287 A MYPI19890287 A MY PI19890287A MY 103842 A MY103842 A MY 103842A
- Authority
- MY
- Malaysia
- Prior art keywords
- teletext
- read
- memory
- background
- stored
- Prior art date
Links
- 238000001514 detection method Methods 0.000 abstract 1
- 238000009432 framing Methods 0.000 abstract 1
Landscapes
- Television Systems (AREA)
Abstract
A TELETEXT DECODER INCLUDES A BACKGROUND OR BUFFER MEMORY (45) OPERATING AS A FIRST-IN, FIRST-OUT (FIFO) MEMORY. THE BUFFER MEMORY (45) IS USED FOR STORING A LARGE NUMBER OF TELETEXT PAGES. A GIVEN VIDEO LINE THAT CONTAINS TELETEXT INFORMATION IS IDENTIFIED AS SUCH BY THE DETECTION OF PART OF A CLOCK RUN-IN SEQUENCE FOLLOWED BY THE FRAMING CODE. THE VIDEO LINE IS THEN STORED IN THE BACKGROUND MEMORY (45). AFTER A USER PAGE REQUEST OCCURS, THE BACKGROUND MEMORY (45) IS READ-OUT BY A DATA PROCESSOR (30) OPERATING IN A FULL CHANNEL MODE OF OPERATION FOR OBTAINING THE INFORMATION OF THE REQUESTED OAGE. AS LONG AS THE READ-OUT OPERATION HAS NOT BEEN TERMINATED, INCOMING TELETEXT DATA IS STORED IN THE BACKGROUND MEMORY (45). THIS ENABLES TELETEXT DATA RECEIVED PRIOR TO TERMINATION OF THE READ-OUT OPERATION TO BE READ OUT AND PROCESSED BY THE DATA PROCESSOR.@@(FIG. 2)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB888806479A GB8806479D0 (en) | 1988-03-18 | 1988-03-18 | Rapid access teletex decoder |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| MY103842A true MY103842A (en) | 1993-09-30 |
Family
ID=10633680
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MYPI89000287A MY103842A (en) | 1988-03-18 | 1989-03-09 | Rapid access teletext decoder arrangement. |
Country Status (2)
| Country | Link |
|---|---|
| GB (1) | GB8806479D0 (en) |
| MY (1) | MY103842A (en) |
-
1988
- 1988-03-18 GB GB888806479A patent/GB8806479D0/en active Pending
-
1989
- 1989-03-09 MY MYPI89000287A patent/MY103842A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| GB8806479D0 (en) | 1988-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SG82531A1 (en) | Rapid access teletext decoder arrangement | |
| ES8800767A1 (en) | Queue administration method and apparatus. | |
| EP0287333A3 (en) | Television picture zoom system | |
| DE3684177D1 (en) | DELAY PROCEDURE FOR AN INFORMATION SIGNAL. | |
| WO1988006760A3 (en) | Central processor unit for digital data processing system including write buffer management mechanism | |
| TW330274B (en) | The method for decoding image data and image decoding device | |
| JPH09233429A (en) | Video data decoder and decoding method | |
| MY103842A (en) | Rapid access teletext decoder arrangement. | |
| ES8303869A1 (en) | Buffering speech signals in a TASI system. | |
| GB2318955A (en) | Frame format converter with FIFO buffer | |
| AU4303789A (en) | Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer | |
| JPS6444689A (en) | Teletext receiver | |
| CA2171468A1 (en) | Simplified image reconstruction interface | |
| TW353175B (en) | Decoding method of synchronous semiconductor memory device and decoding circuit thereof | |
| EP0768799A3 (en) | Method and circuit for rearranging output data in variable-length decoder | |
| KR950002362A (en) | Fax Image Processing Equipment | |
| JPS58111477A (en) | Main scanning shrinking system | |
| JPS5794974A (en) | Buffer memory control system | |
| JPS57181285A (en) | Television signal transmission system | |
| JPS6432383A (en) | Information retrieving device | |
| KR870010743A (en) | Buffer Memory Capacity Reduction Method for Multiple Image Circuits for Multiple Image Digital TV Receivers | |
| JPS54148336A (en) | Information processor | |
| JPH0662078A (en) | Data length protector | |
| JPS5634120A (en) | Magnetic tape unit | |
| JPS63132546A (en) | Frame format data extraction circuit |