MY111468A - An apparatus for generating an output signal with a desired pulse width - Google Patents
An apparatus for generating an output signal with a desired pulse widthInfo
- Publication number
- MY111468A MY111468A MYUI93001759A MYUI19931759A MY111468A MY 111468 A MY111468 A MY 111468A MY UI93001759 A MYUI93001759 A MY UI93001759A MY UI19931759 A MYUI19931759 A MY UI19931759A MY 111468 A MY111468 A MY 111468A
- Authority
- MY
- Malaysia
- Prior art keywords
- output signal
- pulse width
- desired pulse
- generating
- signal
- Prior art date
Links
Landscapes
- Pulse Circuits (AREA)
Abstract
AN DIGITAL APPARATUS FOR GENERATING AN OUTPUT SIGNAL ( 112 ) WITH A DESIRED PULSE WIDTH IS DISCLOSED. THE APPARATUS COMPRISES A FLIP-FLOP ( 11 ), A DELAY CIRCUIT ( 12 ) AND AN ONE-SHOT CIRCUIT. THE FLIP-FLOP ( 11 ), IN RESPONSE TO A FIRST TRIGGER SIGNAL ( 111 ), OUTPUTS THE OUTPUT SIGNAL ( 112 ) AT AN OUTPUT TERMINAL ( Q ). THE DELAY CIRCUIT ( 12 ) GENERATES A SECOND TRIGGER SIGNAL ( 121 ) BY DELAYING THE OUTPUT SIGNAL ( 112 ) FOR A PREDETERMINED AMOUNT OF TIME. THE ONE-SHOT CIRCUIT, IN RESPONSE TO THE SECOND TRIGGER SIGNAL ( 121 ), GENERATES AN ONE-SHOT SIGNAL TO SAID FLIP-FLOP ( 11 ) IN ORDER TO CLEAR THE OUTPUT SIGNAL ( 112 ). THE DESIRED PULSE WIDTH OF THE OUTPUT SIGNAL ( 112) IS CONTROLLED BY THE PREDETERMINED AMOUNT OF TIME SET IN THE DELAY CIRCUIT ( 12 ).( FIGURE 1 ).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| MYUI93001759A MY111468A (en) | 1993-09-01 | 1993-09-01 | An apparatus for generating an output signal with a desired pulse width |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| MYUI93001759A MY111468A (en) | 1993-09-01 | 1993-09-01 | An apparatus for generating an output signal with a desired pulse width |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| MY111468A true MY111468A (en) | 2000-06-30 |
Family
ID=81607410
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MYUI93001759A MY111468A (en) | 1993-09-01 | 1993-09-01 | An apparatus for generating an output signal with a desired pulse width |
Country Status (1)
| Country | Link |
|---|---|
| MY (1) | MY111468A (en) |
-
1993
- 1993-09-01 MY MYUI93001759A patent/MY111468A/en unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU7106191A (en) | Digital clock buffer circuit providing controllable delay | |
| CA2090466A1 (en) | Power amplifier | |
| EP0347983A3 (en) | Electronic delay control circuit | |
| EP0144836A3 (en) | Address transition pulse circuit | |
| TW233392B (en) | A variable propagation delay digital signal inverter | |
| TW197501B (en) | ||
| GB2289178B (en) | Circuit and method for generating a delayed output signal | |
| MY106698A (en) | Digital signal clamp circuitry | |
| MY111468A (en) | An apparatus for generating an output signal with a desired pulse width | |
| EP0357527A3 (en) | Count-locked-loop timing generator | |
| JPS6419821A (en) | Reset synchronization delay circuit | |
| CA2092845A1 (en) | Trigger signal generating circuit | |
| TW337624B (en) | A pulse width modulation circuit | |
| JPS5632824A (en) | Pulse eliminating circuit | |
| JPS5521639A (en) | Clock generation circuit | |
| EP0343553A3 (en) | Low voltage-controlled, stand-by electronic circuit with delayed switch off | |
| JPS6462914A (en) | Clock pulse regeneration circuit | |
| JPS57160246A (en) | Asynchronous binary signal pnm system | |
| JPS53141565A (en) | A-d converter circuit | |
| JPS5437564A (en) | Setting circuit for oscillation fequency | |
| ES8402994A1 (en) | Programmable digital generator. | |
| JPS6424619A (en) | Equalizing circuit | |
| JPS5284957A (en) | Gate pulse generating circuit | |
| JPS57162834A (en) | Pulse generating circuit | |
| JPS57207868A (en) | Digitizing instantaneous frequency measuring device |