MY173761A - System and method to locate and fix antenna violation - Google Patents

System and method to locate and fix antenna violation

Info

Publication number
MY173761A
MY173761A MYPI2014002910A MYPI2014002910A MY173761A MY 173761 A MY173761 A MY 173761A MY PI2014002910 A MYPI2014002910 A MY PI2014002910A MY PI2014002910 A MYPI2014002910 A MY PI2014002910A MY 173761 A MY173761 A MY 173761A
Authority
MY
Malaysia
Prior art keywords
analyzer
data
areas
layout data
automatically
Prior art date
Application number
MYPI2014002910A
Inventor
Binti Abdul Wahab Rohaya
Mohd Fuad Bin Tengku Aziz Raja
Binti Othman Nazaliza
Original Assignee
Mimos Berhad
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mimos Berhad filed Critical Mimos Berhad
Priority to MYPI2014002910A priority Critical patent/MY173761A/en
Priority to PCT/MY2015/050109 priority patent/WO2016060544A1/en
Publication of MY173761A publication Critical patent/MY173761A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Credit Cards Or The Like (AREA)

Abstract

There is provided a system adapted for providing automated operation of locating or detecting antenna violations areas and fixing the areas affected by said antenna violations based on design rule checking (DRC) data and layout data The system includes an analyzer (10) which is accordingly configured to analyze the DRC data and layout data of the IC and automatically obtains locations of areas including metal layers affected by the antenna violations and generating an output based on the analysis; and a fixer (11) configured to be in communication with the analyzer (10); whereby the fixer (11) utilizes the output from analyzer (10) to automatically insert metal jumper and at least one via within the IC; and then updating the layout data of the IC. A method for automatically locating and fixing antenna violations in integrated circuits (IC) is also provided.
MYPI2014002910A 2014-10-13 2014-10-13 System and method to locate and fix antenna violation MY173761A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
MYPI2014002910A MY173761A (en) 2014-10-13 2014-10-13 System and method to locate and fix antenna violation
PCT/MY2015/050109 WO2016060544A1 (en) 2014-10-13 2015-09-29 System and method to locate and fix antenna violation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
MYPI2014002910A MY173761A (en) 2014-10-13 2014-10-13 System and method to locate and fix antenna violation

Publications (1)

Publication Number Publication Date
MY173761A true MY173761A (en) 2020-02-19

Family

ID=55746985

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI2014002910A MY173761A (en) 2014-10-13 2014-10-13 System and method to locate and fix antenna violation

Country Status (2)

Country Link
MY (1) MY173761A (en)
WO (1) WO2016060544A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12001774B2 (en) 2021-08-03 2024-06-04 International Business Machines Corporation Method to cure antenna violations in clock network using jumpers
US11922109B2 (en) 2021-08-12 2024-03-05 International Business Machines Corporation Predictive antenna diode insertion
US11941340B2 (en) 2021-08-16 2024-03-26 International Business Machines Corporation Cross-hierarchy antenna condition verification

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3461443B2 (en) * 1998-04-07 2003-10-27 松下電器産業株式会社 Semiconductor device, semiconductor device design method, recording medium, and semiconductor device design support device

Also Published As

Publication number Publication date
WO2016060544A1 (en) 2016-04-21

Similar Documents

Publication Publication Date Title
EP3820111C0 (en) METHOD AND DEVICE FOR CREDIBLE CROSS-CHAIN DATA MANAGEMENT, ELECTRONIC DEVICE
Jensen et al. Reliability sensitivity estimation of nonlinear structural systems under stochastic excitation: A simulation-based approach
EP4549279A3 (en) Rules-based navigation
RU2017129889A (en) METHODS AND DEVICE FOR DRAWING OUT SCHEDULES OF AUTONOMOUS VEHICLES
MX370367B (en) Systems and methods for security and risk assessment and testing of applications.
WO2014105357A3 (en) Systems and methods for data entry in a non-destructive testing system
PH12017500471A1 (en) Systems and methods for automated data analysis and customer relationship management
MY182572A (en) Method and apparatus for wireless charging
GB2533538A (en) Method and apparatus for upgrading operating system of electronic device
MX2016015358A (en) Evaluation tool for concentric wellbore casings.
GB2535039A (en) Method and analysis for holistic casing design for planning and real-time
WO2014120410A3 (en) Landmark based positioning with verbal input
ATE526629T1 (en) METHOD AND DEVICE FOR TESTING A SYSTEM ON A CHIP INVOLVING PARALLEL AND SERIAL ACCESS
EP2973689A4 (en) SYSTEM FOR COOLING AN INTEGRATED CIRCUIT IN A COMPUTER DEVICE
GB2530653A (en) A web-based system and methods thereof for value-added tax reclaim processing
MY182121A (en) Electronic payment service processing method and device, and electronic payment method and device
WO2019099539A3 (en) Method and system for electronic vaping operations
SG10201901587VA (en) Application testing
PH12015502104A1 (en) System for non-deterministic disambiguation and qualitative entity matching of geographical locale data for business entities
EP3182279A3 (en) Software-as-a-service reference process extension verification framework
MX337277B (en) Method and apparatus for measuring biometrics of object.
IN2014KN01340A (en)
MY173761A (en) System and method to locate and fix antenna violation
FR3050037B1 (en) SYSTEM AND METHOD FOR TESTING AN INTEGRATED CIRCUIT
FR3051064B1 (en) METHOD FOR SECURING AN ELECTRONIC DEVICE, AND CORRESPONDING ELECTRONIC DEVICE