MY180765A - Fabrication method of thick bottom oxide in deep trench of metal oxide semiconductor field effect transistors - Google Patents
Fabrication method of thick bottom oxide in deep trench of metal oxide semiconductor field effect transistorsInfo
- Publication number
- MY180765A MY180765A MYPI2012002621A MYPI2012002621A MY180765A MY 180765 A MY180765 A MY 180765A MY PI2012002621 A MYPI2012002621 A MY PI2012002621A MY PI2012002621 A MYPI2012002621 A MY PI2012002621A MY 180765 A MY180765 A MY 180765A
- Authority
- MY
- Malaysia
- Prior art keywords
- oxide layer
- trench
- semiconductor substrate
- field effect
- semiconductor field
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 8
- 230000005669 field effect Effects 0.000 title abstract 2
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 229910044991 metal oxide Inorganic materials 0.000 title abstract 2
- 150000004706 metal oxides Chemical class 0.000 title abstract 2
- 238000000034 method Methods 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 abstract 6
- 229920001296 polysiloxane Polymers 0.000 abstract 5
- 238000005530 etching Methods 0.000 abstract 4
- 229920002120 photoresistant polymer Polymers 0.000 abstract 3
- 238000000151 deposition Methods 0.000 abstract 2
- 239000011248 coating agent Substances 0.000 abstract 1
- 238000000576 coating method Methods 0.000 abstract 1
- 230000008021 deposition Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/514—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
- H10D64/516—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers the thicknesses being non-uniform
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/512—Disposition of the gate electrodes, e.g. buried gates
- H10D64/513—Disposition of the gate electrodes, e.g. buried gates within recesses in the substrate, e.g. trench gates, groove gates or buried gates
Landscapes
- Drying Of Semiconductors (AREA)
- Weting (AREA)
- Element Separation (AREA)
Abstract
A method of fabrication of an oxide layer at the bottom of a trench in a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is provided. The method includes deposition of a pad oxide layer on a semiconductor substrate of the MOSFET (102); etching the pad oxide layer and the semiconductor substrate to form a trench in the semiconductor substrate(104); depositing a silicone oxide layer to fill the trench in the semiconductor substrate (108); etching the silicone oxide layer to remove the silicone oxide layer from a plurality of sidewalls of the trench (110); coating the semiconductor substrate and silicone oxide layer with a photoresist to protect them of etching (112); etching the photoresist and the silicone oxide layer until surface of the semiconductor substrate is reached (114); and removing the photoresist from inside the trench to obtain a thick bottom oxide (TBO) layer in the trench.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| MYPI2012002621A MY180765A (en) | 2012-06-11 | 2012-06-11 | Fabrication method of thick bottom oxide in deep trench of metal oxide semiconductor field effect transistors |
| PCT/MY2013/000101 WO2013187751A1 (en) | 2012-06-11 | 2013-05-27 | Fabrication method of thick bottom oxide in deep trench of metal oxide semiconductor field effect transistors |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| MYPI2012002621A MY180765A (en) | 2012-06-11 | 2012-06-11 | Fabrication method of thick bottom oxide in deep trench of metal oxide semiconductor field effect transistors |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| MY180765A true MY180765A (en) | 2020-12-08 |
Family
ID=48953419
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MYPI2012002621A MY180765A (en) | 2012-06-11 | 2012-06-11 | Fabrication method of thick bottom oxide in deep trench of metal oxide semiconductor field effect transistors |
Country Status (2)
| Country | Link |
|---|---|
| MY (1) | MY180765A (en) |
| WO (1) | WO2013187751A1 (en) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6596653B2 (en) * | 2001-05-11 | 2003-07-22 | Applied Materials, Inc. | Hydrogen assisted undoped silicon oxide deposition process for HDP-CVD |
| CN1812127A (en) * | 2004-12-14 | 2006-08-02 | 松下电器产业株式会社 | Vertical trench gate transistor semiconductor device and method for fabricating the same |
| JP5222466B2 (en) * | 2006-08-09 | 2013-06-26 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
| EP2070108A4 (en) * | 2006-09-27 | 2010-12-01 | Maxpower Semiconductor Inc | MOS FIELD EFFECT TRANSISTOR HAVING A REINFORCED FIELD PLATE |
-
2012
- 2012-06-11 MY MYPI2012002621A patent/MY180765A/en unknown
-
2013
- 2013-05-27 WO PCT/MY2013/000101 patent/WO2013187751A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| WO2013187751A1 (en) | 2013-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2620983A4 (en) | SEMICONDUCTOR ELEMENT AND METHOD OF MANUFACTURING THE SAME | |
| WO2012087613A3 (en) | Fabrication of through-silicon vias on silicon wafers | |
| EP2590233A3 (en) | Photovoltaic device and method of manufacturing the same | |
| WO2014004012A3 (en) | High voltage three-dimensional devices having dielectric liners | |
| SG10201805702QA (en) | Method of forming an integrated circuit and related integrated circuit | |
| TW201613097A (en) | Semiconductor device and method of fabricating non-planar circuit device | |
| JP2012199527A5 (en) | Method for manufacturing semiconductor device | |
| GB2517854A (en) | Shallow trench isolation structures | |
| TW200614507A (en) | Finfet transistor process | |
| EP2755237A3 (en) | Trench MOS gate semiconductor device and method of fabricating the same | |
| JP2012235103A5 (en) | Manufacturing method of semiconductor device and semiconductor device | |
| EP2575179A3 (en) | Compound semiconductor device and manufacturing method therefor | |
| WO2015013628A3 (en) | Methods of forming buried junction devices in silicon carbide using ion implant channeling and silicon carbide devices including buried junctions | |
| JP2010135762A5 (en) | Method for manufacturing semiconductor device | |
| TW201130087A (en) | Semiconductor structures and methods for forming isolation between fin structures of FinFET devices | |
| JP2013508981A5 (en) | ||
| JP2012160716A5 (en) | ||
| GB2510768A (en) | Nanowire field effect transistor device | |
| EP4379808A3 (en) | Edge termination designs for silicon carbide super-junction power devices | |
| GB2526959A (en) | Planar device on fin-based transistor architecture | |
| GB201102122D0 (en) | Semiconductor devices and fabrication methods | |
| TW201613094A (en) | Structure of fin feature and method of making same | |
| GB2529953A (en) | Nanostructures and nanofeatures with Si (111) planes on Si (100) wafers for III-N epitaxy | |
| TW201614736A (en) | Manufacturing method of semiconductor device and semiconductor device | |
| JP2011100985A5 (en) |