NL7907962A - Stapelgeheugen. - Google Patents
Stapelgeheugen. Download PDFInfo
- Publication number
- NL7907962A NL7907962A NL7907962A NL7907962A NL7907962A NL 7907962 A NL7907962 A NL 7907962A NL 7907962 A NL7907962 A NL 7907962A NL 7907962 A NL7907962 A NL 7907962A NL 7907962 A NL7907962 A NL 7907962A
- Authority
- NL
- Netherlands
- Prior art keywords
- register
- inputs
- control
- control input
- registers
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
- G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/18—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages
- G11C19/182—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages in combination with semiconductor elements, e.g. bipolar transistors, diodes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Complex Calculations (AREA)
- Memory System (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| BG7841323A BG29114A1 (en) | 1978-11-08 | 1978-11-08 | Stack memory device |
| BG4132378 | 1978-11-08 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| NL7907962A true NL7907962A (nl) | 1980-05-12 |
Family
ID=3905284
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NL7907962A NL7907962A (nl) | 1978-11-08 | 1979-10-30 | Stapelgeheugen. |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US4305138A (da) |
| JP (1) | JPS5567983A (da) |
| BG (1) | BG29114A1 (da) |
| DE (1) | DE2945160A1 (da) |
| DK (1) | DK433679A (da) |
| FR (1) | FR2441239B3 (da) |
| GB (1) | GB2035637B (da) |
| NL (1) | NL7907962A (da) |
| SU (1) | SU1026164A1 (da) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2089536B (en) * | 1980-12-12 | 1984-05-23 | Burroughs Corp | Improvement in or relating to wafer scale integrated circuits |
| US4504925A (en) * | 1982-01-18 | 1985-03-12 | M/A-Com Linkabit, Inc. | Self-shifting LIFO stack |
| US5038277A (en) * | 1983-11-07 | 1991-08-06 | Digital Equipment Corporation | Adjustable buffer for data communications in a data processing system |
| US4864544A (en) * | 1986-03-12 | 1989-09-05 | Advanced Micro Devices, Inc. | A Ram cell having means for controlling a bidirectional shift |
| US4813015A (en) * | 1986-03-12 | 1989-03-14 | Advanced Micro Devices, Inc. | Fracturable x-y storage array using a ram cell with bidirectional shift |
| US5649150A (en) * | 1995-04-12 | 1997-07-15 | International Business Machines Corporation | Scannable last-in-first-out register stack |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5130978B1 (da) * | 1971-03-05 | 1976-09-03 |
-
1978
- 1978-11-08 BG BG7841323A patent/BG29114A1/xx unknown
-
1979
- 1979-10-12 DK DK466379A patent/DK433679A/da unknown
- 1979-10-19 US US06/086,430 patent/US4305138A/en not_active Expired - Lifetime
- 1979-10-19 SU SU797770872A patent/SU1026164A1/ru active
- 1979-10-24 FR FR7926386A patent/FR2441239B3/fr not_active Expired
- 1979-10-30 NL NL7907962A patent/NL7907962A/nl not_active Application Discontinuation
- 1979-11-08 DE DE19792945160 patent/DE2945160A1/de not_active Withdrawn
- 1979-11-08 GB GB7938747A patent/GB2035637B/en not_active Expired
- 1979-11-08 JP JP14493479A patent/JPS5567983A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| DE2945160A1 (de) | 1980-07-10 |
| GB2035637A (en) | 1980-06-18 |
| GB2035637B (en) | 1983-03-23 |
| DK433679A (da) | 1980-05-09 |
| JPS5567983A (en) | 1980-05-22 |
| FR2441239A1 (da) | 1980-06-06 |
| SU1026164A1 (ru) | 1983-06-30 |
| FR2441239B3 (da) | 1981-08-14 |
| BG29114A1 (en) | 1980-09-15 |
| US4305138A (en) | 1981-12-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3287703A (en) | Computer | |
| US20180067656A1 (en) | Computing reduction and prefix sum operations in memory | |
| EP0188059B1 (en) | Semiconductor memory device having read-modify-write configuration | |
| WO2017139191A1 (en) | Data gathering in memory | |
| JPH02170263A (ja) | ニユーラルネツト信号処理プロセツサ | |
| JPH04293151A (ja) | 並列データ処理方式 | |
| JPS6053896B2 (ja) | デ−タ処理装置のメモリシステム | |
| JPS6351287B2 (da) | ||
| US3887901A (en) | Longitudinal parity generator for mainframe memories | |
| EP1046982B1 (en) | Programmable logic device | |
| JPS5862746A (ja) | 割算装置 | |
| US5010511A (en) | Digit-serial linear combining apparatus useful in dividers | |
| NL7907962A (nl) | Stapelgeheugen. | |
| JPH0139131B2 (da) | ||
| US4641278A (en) | Memory device with a register interchange function | |
| GB2050018A (en) | Shift register | |
| KR102863363B1 (ko) | 데이터 계산 회로 및 방법 | |
| US5291457A (en) | Sequentially accessible non-volatile circuit for storing data | |
| JP3628339B2 (ja) | データアクセスシステム | |
| JP3270659B2 (ja) | 演算回路および演算方法 | |
| US3609696A (en) | Programmed arrangement for serial handling of numerical information | |
| JP2969825B2 (ja) | デュアルポートメモリ | |
| WO2025209407A1 (en) | Latch for binary bit pair | |
| JP2624342B2 (ja) | バレルシフタ | |
| JP2922963B2 (ja) | シーケンスコントローラ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| BV | The patent application has lapsed |