NL8800860A - Logisch netwerk met overdrachtssignaalbesturing. - Google Patents

Logisch netwerk met overdrachtssignaalbesturing. Download PDF

Info

Publication number
NL8800860A
NL8800860A NL8800860A NL8800860A NL8800860A NL 8800860 A NL8800860 A NL 8800860A NL 8800860 A NL8800860 A NL 8800860A NL 8800860 A NL8800860 A NL 8800860A NL 8800860 A NL8800860 A NL 8800860A
Authority
NL
Netherlands
Prior art keywords
flip
flop
gate
circuit
logic
Prior art date
Application number
NL8800860A
Other languages
English (en)
Dutch (nl)
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Priority to NL8800860A priority Critical patent/NL8800860A/nl
Priority to DE68923843T priority patent/DE68923843T2/de
Priority to EP89904859A priority patent/EP0364565B1/de
Priority to PCT/NL1989/000018 priority patent/WO1989010028A1/en
Priority to JP1504591A priority patent/JPH02503859A/ja
Publication of NL8800860A publication Critical patent/NL8800860A/nl

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/58—Gating or clocking signals not applied to all stages, i.e. asynchronous counters
    • H03K23/588—Combination of a synchronous and an asynchronous counter

Landscapes

  • Manipulation Of Pulses (AREA)
  • Logic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
NL8800860A 1988-04-05 1988-04-05 Logisch netwerk met overdrachtssignaalbesturing. NL8800860A (nl)

Priority Applications (5)

Application Number Priority Date Filing Date Title
NL8800860A NL8800860A (nl) 1988-04-05 1988-04-05 Logisch netwerk met overdrachtssignaalbesturing.
DE68923843T DE68923843T2 (de) 1988-04-05 1989-04-05 Synchroner logischer schaltkreis mit übertragungssignalsteuerung.
EP89904859A EP0364565B1 (de) 1988-04-05 1989-04-05 Synchroner logischer schaltkreis mit übertragungssignalsteuerung
PCT/NL1989/000018 WO1989010028A1 (en) 1988-04-05 1989-04-05 Synchronous logic network with transfer signal control
JP1504591A JPH02503859A (ja) 1988-04-05 1989-04-05 伝達信号制御による同期論理回路網

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8800860A NL8800860A (nl) 1988-04-05 1988-04-05 Logisch netwerk met overdrachtssignaalbesturing.
NL8800860 1988-04-05

Publications (1)

Publication Number Publication Date
NL8800860A true NL8800860A (nl) 1989-11-01

Family

ID=19852066

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8800860A NL8800860A (nl) 1988-04-05 1988-04-05 Logisch netwerk met overdrachtssignaalbesturing.

Country Status (5)

Country Link
EP (1) EP0364565B1 (de)
JP (1) JPH02503859A (de)
DE (1) DE68923843T2 (de)
NL (1) NL8800860A (de)
WO (1) WO1989010028A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2695773B1 (fr) * 1992-09-11 1994-10-21 Thomson Csf Circuit de comptage pour division de fréquence et synthétiseur équipé d'un tel circuit.
EP0860949A1 (de) * 1997-02-19 1998-08-26 Hewlett-Packard Company Synchroner binärer Zähler

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3631350A (en) * 1970-09-15 1971-12-28 Collins Radio Co Synchronous counting apparatus
US3753127A (en) * 1971-12-27 1973-08-14 Singer Co Pseudosynchronous counter
JPS6240824A (ja) * 1985-08-19 1987-02-21 Toshiba Corp 同期型バイナリカウンタ

Also Published As

Publication number Publication date
EP0364565A1 (de) 1990-04-25
DE68923843D1 (de) 1995-09-21
EP0364565B1 (de) 1995-08-16
WO1989010028A1 (en) 1989-10-19
DE68923843T2 (de) 1996-04-04
JPH02503859A (ja) 1990-11-08

Similar Documents

Publication Publication Date Title
AU640448B2 (en) Digital clock buffer circuit providing controllable delay
KR100571744B1 (ko) 반도체 집적 회로 장치
NL8900549A (nl) Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen.
US5323387A (en) Data transmission apparatus
US3354295A (en) Binary counter
US3866022A (en) System for generating timing and control signals
EP0364565A1 (de) Synchrones logisches netzwerk mit übertragungssignalsteuerung.
JPH06311127A (ja) ディジタルデータ調停装置
RU2037958C1 (ru) Делитель частоты
RU2036556C1 (ru) Кольцевой счетчик
SU898435A1 (ru) Устройство дл обслуживани запросов
US4334194A (en) Pulse train generator of predetermined pulse rate using feedback shift register
JP2538874B2 (ja) 共通バス調停方式
RU1809436C (ru) Устройство дл сравнени и сортировки чисел
NL8105585A (nl) Klokpulsgenerator.
SU1425670A2 (ru) Многоканальное устройство дл приоритетного подключени источников информации к общей магистрали
SU1583937A2 (ru) Устройство дл сопр жени ЭВМ с абонентами
JP2001168691A (ja) パルス幅変調回路
Puri et al. Asynchronous circuit synthesis: persistency and complete state coding constraints in signal transition graphs
SU1444937A1 (ru) Делитель частоты следовани импульсов с регулируемой длительностью импульсов
SU1615881A1 (ru) Двоичный счетчик
SU1285472A1 (ru) Устройство дл выбора групповых за вок в вычислительной системе
SU1080144A1 (ru) Устройство приоритета
SU1413620A1 (ru) Устройство дл сравнени чисел с допусками
SU1714586A1 (ru) Суммирующее устройство

Legal Events

Date Code Title Description
A1B A search report has been drawn up
BV The patent application has lapsed