NO20021804D0 - Apparat og fremgangsmåte for programm±rbar parametrisk vippe- testing av digitale CMOS-puter - Google Patents

Apparat og fremgangsmåte for programm±rbar parametrisk vippe- testing av digitale CMOS-puter

Info

Publication number
NO20021804D0
NO20021804D0 NO20021804A NO20021804A NO20021804D0 NO 20021804 D0 NO20021804 D0 NO 20021804D0 NO 20021804 A NO20021804 A NO 20021804A NO 20021804 A NO20021804 A NO 20021804A NO 20021804 D0 NO20021804 D0 NO 20021804D0
Authority
NO
Norway
Prior art keywords
pillows
digital cmos
tilt testing
parametric
programmable
Prior art date
Application number
NO20021804A
Other languages
English (en)
Other versions
NO20021804L (no
Inventor
Surinderjit S Dhaliwal
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of NO20021804D0 publication Critical patent/NO20021804D0/no
Publication of NO20021804L publication Critical patent/NO20021804L/no

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31715—Testing of input or output circuits; test of circuitry between the I/C pins and the functional core, e.g. testing of input or output driver, receiver, buffer
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Logic Circuits (AREA)
NO20021804A 1999-10-19 2002-04-17 Apparat og fremgangsmåte for programmerbar parametrisk vippetesting av digitale CMOS-tilkoblinger NO20021804L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/421,446 US6272657B1 (en) 1999-10-19 1999-10-19 Apparatus and method for progammable parametric toggle testing of digital CMOS pads
PCT/US2000/040650 WO2001029569A1 (en) 1999-10-19 2000-08-14 Apparatus and method for programmable parametric toggle testing of digital cmos pads

Publications (2)

Publication Number Publication Date
NO20021804D0 true NO20021804D0 (no) 2002-04-17
NO20021804L NO20021804L (no) 2002-06-17

Family

ID=23670549

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20021804A NO20021804L (no) 1999-10-19 2002-04-17 Apparat og fremgangsmåte for programmerbar parametrisk vippetesting av digitale CMOS-tilkoblinger

Country Status (11)

Country Link
US (1) US6272657B1 (no)
EP (1) EP1224481B1 (no)
JP (1) JP2003512628A (no)
KR (1) KR20020062629A (no)
CN (1) CN1208628C (no)
CA (1) CA2388498A1 (no)
DE (1) DE60003213T2 (no)
MY (1) MY116817A (no)
NO (1) NO20021804L (no)
TW (1) TW530162B (no)
WO (1) WO2001029569A1 (no)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100510502B1 (ko) * 2002-12-06 2005-08-26 삼성전자주식회사 반도체 장치 및 상기 반도체 장치를 테스트하는 방법
JP4686124B2 (ja) * 2002-12-06 2011-05-18 三星電子株式会社 装置の構成をテストする方法および半導体装置
JP3901151B2 (ja) * 2003-12-25 2007-04-04 セイコーエプソン株式会社 ドライバｉｃ並びにドライバｉｃ及び出力装置の検査方法
CN1979367B (zh) * 2005-11-30 2013-05-15 北京中电华大电子设计有限责任公司 采用测试校准提高器件参数精度的方法
US7789965B2 (en) * 2006-09-19 2010-09-07 Asm Japan K.K. Method of cleaning UV irradiation chamber
JP4854456B2 (ja) * 2006-10-04 2012-01-18 富士通セミコンダクター株式会社 半導体集積回路及び試験方法
KR100825791B1 (ko) * 2006-11-08 2008-04-29 삼성전자주식회사 저속 ａｔｅ 장비를 사용하여 용이하게 테스트될 수 있는고속 메모리장치 및 이에 대한 입출력핀 제어방법
DE102023136204B3 (de) * 2023-12-21 2025-04-24 Universität Kassel, Körperschaft des öffentlichen Rechts Diagnoseschaltung für eine E/A-Zelle und zum Detektieren von Fehlern in der E/A-Zelle

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5005173A (en) * 1988-12-07 1991-04-02 Texas Instruments Incorporated Parallel module testing
JPH03128475A (ja) * 1989-10-13 1991-05-31 Hitachi Ltd 論理テスト機能付き論理回路
US5115435A (en) * 1989-10-19 1992-05-19 Ncr Corporation Method and apparatus for bus executed boundary scanning
JP2513904B2 (ja) 1990-06-12 1996-07-10 株式会社東芝 テスト容易化回路
JP2643585B2 (ja) * 1990-11-05 1997-08-20 日本電気株式会社 集積回路
US5155733A (en) * 1990-12-26 1992-10-13 Ag Communication Systems Corporation Arrangement for testing digital circuit devices having bidirectional outputs
US5166937A (en) * 1990-12-26 1992-11-24 Ag Communication System Corporation Arrangement for testing digital circuit devices having tri-state outputs
US5260948A (en) 1991-03-13 1993-11-09 Ncr Corporation Bidirectional boundary-scan circuit
JPH04348286A (ja) * 1991-05-27 1992-12-03 Nec Corp 半導体論理集積回路装置
JP3304399B2 (ja) * 1992-06-12 2002-07-22 日本電気株式会社 半導体集積論理回路
US5331571A (en) * 1992-07-22 1994-07-19 Nec Electronics, Inc. Testing and emulation of integrated circuits
JPH085709A (ja) * 1994-06-22 1996-01-12 Kawasaki Steel Corp 半導体集積回路
JP2654352B2 (ja) * 1994-07-29 1997-09-17 日本電気アイシーマイコンシステム株式会社 半導体集積回路
US5627839A (en) * 1995-02-28 1997-05-06 Texas Instruments Incorporated Scan cell output latches using switches and bus holders
US5706296A (en) * 1995-02-28 1998-01-06 Texas Instruments Incorporated Bi-directional scan design with memory and latching circuitry
US5648973A (en) 1996-02-06 1997-07-15 Ast Research, Inc. I/O toggle test method using JTAG
US5764079A (en) 1996-03-11 1998-06-09 Altera Corporation Sample and load scheme for observability of internal nodes in a PLD
US5710779A (en) * 1996-04-09 1998-01-20 Texas Instruments Incorporated Real time data observation method and apparatus
US5696771A (en) * 1996-05-17 1997-12-09 Synopsys, Inc. Method and apparatus for performing partial unscan and near full scan within design for test applications
JP3614993B2 (ja) * 1996-09-03 2005-01-26 株式会社ルネサステクノロジ テスト回路

Also Published As

Publication number Publication date
CN1208628C (zh) 2005-06-29
JP2003512628A (ja) 2003-04-02
EP1224481A1 (en) 2002-07-24
KR20020062629A (ko) 2002-07-26
US6272657B1 (en) 2001-08-07
HK1051572A1 (en) 2003-08-08
WO2001029569A1 (en) 2001-04-26
DE60003213D1 (de) 2003-07-10
NO20021804L (no) 2002-06-17
MY116817A (en) 2004-03-31
CN1402835A (zh) 2003-03-12
DE60003213T2 (de) 2004-05-06
CA2388498A1 (en) 2001-04-26
EP1224481B1 (en) 2003-06-04
TW530162B (en) 2003-05-01

Similar Documents

Publication Publication Date Title
NO20015239L (no) Fremgangsmåte og apparat for å produsere uniforme små porsjoner av fine pulvere og produkter av disse
NO20002902D0 (no) FremgangsmÕte og apparat for behandling av lydsignal
GB9930145D0 (en) Method and apparatus for secure configuration of a field programmable gate array
NO20013039L (no) Apparat og fremgangsmate for fremstilling av krystallinske partikler
NO20040172L (no) Fremgangsmate og apparat for innhenting av seismiske data
DE69732062D1 (de) Rundfunkempfangsgerät für Fernsehsignale und Programmanzeigeverfahren
NO20020967L (no) Fremgangsmate og apparat for fjernovervaking
NO993950L (no) Fremgangsmåte og apparat for utfoerelse av magnetresonans- målinger
NO970628D0 (no) Fremgangsmåte og apparat for bestemmelse av grunnformasjoners densitet
NO996155L (no) FremgangsmÕte og anordning for synkronisert innhenting av seismiske signaler
AU2002331624A1 (en) Method and apparatus for reconstruction of soundwaves from digital signals
NO985687D0 (no) Anordning og fremgangsmÕte for gjennomlysing av fekalt skjulte blodpr°ver
NO20021804D0 (no) Apparat og fremgangsmåte for programm±rbar parametrisk vippe- testing av digitale CMOS-puter
NO983601D0 (no) Fremgangsmåte og anordning for fjernmåling av tetthet
NO20022004L (no) Fremgangsmåte og apparat for mottak av digitale kommunikasjonssignaler
NO20004426L (no) Apparat og fremgangsmÕte for testing av formasjoner
NO990610D0 (no) FremgangsmÕte og apparat for kalibrering av digitale ned-omformere i et signalprosesseringssystem
NO984707D0 (no) FremgangsmÕte og apparat for bestemmelse av en avlings kvalitet
NO20012487L (no) Anordning og fremgangsmåte for tilvirkning av gulvplanker
DE60008820D1 (de) Bilderzeugungsverfahren und Bilderzeugungsgerät
NO20024268D0 (no) Anordning og fremgangsmåte for ekstrudering av materiale
PL362901A1 (en) Apparatus for and method of testing software applications
GB2375418B (en) Method and apparatus for secure configuration of a field programmable gate array
NO20011777D0 (no) Fremgangsmåte og apparat for isotopselektive målinger av kjemiske elementer i materialer
NO991275D0 (no) FremgangsmÕte og anordning for inspeksjon av en gjenstand

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application