NO20051122L - Fremgangsmate for a etablere referansenivaer for avfoling av flerniva minnetilstander - Google Patents

Fremgangsmate for a etablere referansenivaer for avfoling av flerniva minnetilstander

Info

Publication number
NO20051122L
NO20051122L NO20051122A NO20051122A NO20051122L NO 20051122 L NO20051122 L NO 20051122L NO 20051122 A NO20051122 A NO 20051122A NO 20051122 A NO20051122 A NO 20051122A NO 20051122 L NO20051122 L NO 20051122L
Authority
NO
Norway
Prior art keywords
currents
streams
fractional
procedure
memory states
Prior art date
Application number
NO20051122A
Other languages
English (en)
Norwegian (no)
Inventor
Danut I Manea
Original Assignee
Atmel Corp A Delaware Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp A Delaware Corp filed Critical Atmel Corp A Delaware Corp
Publication of NO20051122L publication Critical patent/NO20051122L/no

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/562—Multilevel memory programming aspects
    • G11C2211/5621—Multilevel programming verification
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/563—Multilevel memory reading aspects
    • G11C2211/5634—Reference cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5645—Multilevel memory with current-mirror arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Amplifiers (AREA)
NO20051122A 2002-08-02 2005-03-02 Fremgangsmate for a etablere referansenivaer for avfoling av flerniva minnetilstander NO20051122L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/211,437 US6618297B1 (en) 2002-08-02 2002-08-02 Method of establishing reference levels for sensing multilevel memory cell states
PCT/US2003/019592 WO2004013863A1 (en) 2002-08-02 2003-06-18 Method of establishing reference levels for sensing multilevel memory cell states

Publications (1)

Publication Number Publication Date
NO20051122L true NO20051122L (no) 2005-05-02

Family

ID=27788748

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20051122A NO20051122L (no) 2002-08-02 2005-03-02 Fremgangsmate for a etablere referansenivaer for avfoling av flerniva minnetilstander

Country Status (10)

Country Link
US (1) US6618297B1 (de)
EP (1) EP1552528A4 (de)
JP (1) JP2005535062A (de)
KR (1) KR20050032106A (de)
CN (1) CN1672216A (de)
AU (1) AU2003256278A1 (de)
CA (1) CA2494075A1 (de)
NO (1) NO20051122L (de)
TW (1) TWI227895B (de)
WO (1) WO2004013863A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6999345B1 (en) 2002-11-06 2006-02-14 Halo Lsi, Inc. Method of sense and program verify without a reference cell for non-volatile semiconductor memory
EP1699054A1 (de) 2005-03-03 2006-09-06 STMicroelectronics S.r.l. Speichervorrichtung mit rampenartiger Vorspannungsanordnung und reduzierter Anzahl von Referenzzellen
JP2006294144A (ja) * 2005-04-12 2006-10-26 Toshiba Corp 不揮発性半導体記憶装置
JP4772363B2 (ja) * 2005-04-12 2011-09-14 株式会社東芝 不揮発性半導体記憶装置
US7310255B2 (en) * 2005-12-29 2007-12-18 Sandisk Corporation Non-volatile memory with improved program-verify operations
US7224614B1 (en) * 2005-12-29 2007-05-29 Sandisk Corporation Methods for improved program-verify operations in non-volatile memories
JP2009529755A (ja) * 2006-03-16 2009-08-20 フリースケール セミコンダクター インコーポレイテッド 不揮発性メモリアレイ用のビット線電流発生器及び不揮発性メモリアレイ
US7952937B2 (en) * 2006-03-16 2011-05-31 Freescale Semiconductor, Inc. Wordline driver for a non-volatile memory device, a non-volatile memory device and method
DE602006021635D1 (de) * 2006-03-16 2011-06-09 Freescale Semiconductor Inc Nichtflüchtiger speicherbaustein und programmierbare spannungsreferenz für einen nichtflüchtigen speicherbaustein
KR101498669B1 (ko) * 2007-12-20 2015-03-19 삼성전자주식회사 반도체 메모리 시스템 및 그것의 액세스 방법
US8027187B2 (en) * 2008-09-12 2011-09-27 Micron Technology, Inc. Memory sensing devices, methods, and systems
KR101574208B1 (ko) * 2009-03-31 2015-12-07 삼성전자주식회사 불휘발성 메모리 장치, 그것을 포함하는 메모리 시스템, 그리고 그것의 동작 방법
US7916537B2 (en) * 2009-06-11 2011-03-29 Seagate Technology Llc Multilevel cell memory devices having reference point cells
KR101027696B1 (ko) * 2009-12-29 2011-04-12 주식회사 하이닉스반도체 전류 센싱 회로 및 그를 이용한 반도체 메모리 장치
TWI668698B (zh) * 2016-01-26 2019-08-11 聯華電子股份有限公司 記憶體電流感測器
JP2018195362A (ja) * 2017-05-17 2018-12-06 セイコーエプソン株式会社 不揮発性記憶装置、半導体装置、及び、電子機器
CN109935273B (zh) * 2017-12-19 2020-11-10 上海磁宇信息科技有限公司 一种对mtj电阻进行筛选的电路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5268870A (en) 1988-06-08 1993-12-07 Eliyahou Harari Flash EEPROM system and intelligent programming and erasing methods therefor
US6002614A (en) 1991-02-08 1999-12-14 Btg International Inc. Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell
CN1097268C (zh) 1994-06-02 2002-12-25 英特尔公司 动态每单元一位到多位转换的存贮器
US6044019A (en) * 1998-10-23 2000-03-28 Sandisk Corporation Non-volatile memory with improved sensing and method therefor
KR100371022B1 (ko) * 1998-11-26 2003-07-16 주식회사 하이닉스반도체 다중비트 메모리셀의 데이터 센싱장치
US6538922B1 (en) * 2000-09-27 2003-03-25 Sandisk Corporation Writable tracking cells
JP2002184190A (ja) * 2000-12-11 2002-06-28 Toshiba Corp 不揮発性半導体記憶装置

Also Published As

Publication number Publication date
EP1552528A1 (de) 2005-07-13
AU2003256278A1 (en) 2004-02-23
TWI227895B (en) 2005-02-11
US6618297B1 (en) 2003-09-09
KR20050032106A (ko) 2005-04-06
CA2494075A1 (en) 2004-02-12
JP2005535062A (ja) 2005-11-17
EP1552528A4 (de) 2006-08-09
CN1672216A (zh) 2005-09-21
WO2004013863A1 (en) 2004-02-12
TW200403683A (en) 2004-03-01

Similar Documents

Publication Publication Date Title
NO20051122L (no) Fremgangsmate for a etablere referansenivaer for avfoling av flerniva minnetilstander
Li et al. An overall distribution particle swarm optimization MPPT algorithm for photovoltaic system under partial shading
Palsson et al. Combined solid oxide fuel cell and gas turbine systems for efficient power and heat generation
Taşçıoğlu et al. A power case study for monocrystalline and polycrystalline solar panels in Bursa City, Turkey
Chinnaiyan et al. An experimental investigation on a multilevel inverter for solar energy applications
Möller et al. Optimisation of an SOFC/GT system with CO2-capture
El-Sharkh et al. Neural networks-based control of active and reactive power of a stand-alone PEM fuel cell power plant
TW212859B (de)
Rajoria et al. Exergetic and enviroeconomic analysis of semitransparent PVT array based on optimum air flow configuration and its comparative study
Prodromidis et al. Thermodynamic analysis of biogas fed solid oxide fuel cell power plants
Derbel et al. Modeling, identification and control methods in renewable energy systems
Wang et al. Analysis of existence-judging criteria for optimal power regions in DMPPT PV systems
Varma Tekumalla et al. Comprehensive performance evaluation of various solar PV system configurations
Jha et al. An improved generalized method for evaluation of parameters, modeling, and simulation of photovoltaic modules
Soni et al. Variable step-size adaptive maximum power point tracking algorithm for solar cell under partial shading conditions
Freeman et al. Using measured plane-of-array data directly in photovoltaic modeling: Methodology and validation
GB2305751B (en) Repair circuit of a flash memory cell
Gao et al. Portable solar systems using a step-up power converter with a fast-speed MPPT and a parallel-configured solar panel to address rapidly changing illumination
Forster et al. Architecture, engineering and environment
Wey et al. All digital folded low‐area, low‐power maximum power point tracking chip for photovoltaic energy conversion system
Salemi et al. Dense array connections for photovoltaic systems in concentration
Monterroso-Muñoz et al. Experimental Analysis and Modelling of an AEM Electrolyzer
Scholta et al. Startup-procedures for a HT-PEMFC stack
Fabara et al. Simulation and Economic Savings Study of Solar Renewable Systems for a House
Beser Design and application of a photovoltaic array simulator with partial shading capability

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application