NO790158L - System for detektering og isolering av statiske bit-feil i nettverk i dataprosessorer - Google Patents
System for detektering og isolering av statiske bit-feil i nettverk i dataprosessorerInfo
- Publication number
- NO790158L NO790158L NO790158A NO790158A NO790158L NO 790158 L NO790158 L NO 790158L NO 790158 A NO790158 A NO 790158A NO 790158 A NO790158 A NO 790158A NO 790158 L NO790158 L NO 790158L
- Authority
- NO
- Norway
- Prior art keywords
- module
- word
- rom
- digital
- binary
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
- G06F11/104—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error using arithmetic codes, i.e. codes which are preserved during operation, e.g. modulo 9 or 11 check
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Complex Calculations (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/870,531 US4181969A (en) | 1978-01-18 | 1978-01-18 | System for detecting and isolating static bit faults in a network of arithmetic units |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| NO790158L true NO790158L (no) | 1979-07-19 |
Family
ID=25355577
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NO790158A NO790158L (no) | 1978-01-18 | 1979-01-17 | System for detektering og isolering av statiske bit-feil i nettverk i dataprosessorer |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4181969A (fr) |
| JP (1) | JPS54109737A (fr) |
| BE (1) | BE873511A (fr) |
| DK (1) | DK19679A (fr) |
| NL (1) | NL7900291A (fr) |
| NO (1) | NO790158L (fr) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4870607A (en) * | 1986-07-03 | 1989-09-26 | Nec Corporation | Error detection carried out by the use of unused modulo-m code |
| JPS63240625A (ja) * | 1987-03-27 | 1988-10-06 | Nec Corp | 障害検出方式 |
| US4924467A (en) * | 1988-08-24 | 1990-05-08 | Unisys Corporation | System for checking duplicate logic using complementary residue codes to achieve high error coverage with a minimum of interface signals |
| US4994993A (en) * | 1988-10-26 | 1991-02-19 | Advanced Micro Devices, Inc. | System for detecting and correcting errors generated by arithmetic logic units |
| US5081629A (en) * | 1989-05-08 | 1992-01-14 | Unisys Corporation | Fault isolation for multiphase clock signals supplied to dual modules which are checked by comparison using residue code generators |
| CN102812431A (zh) | 2010-03-22 | 2012-12-05 | Lrdc系统有限公司 | 用于识别与保护一组源数据的完整性的方法 |
| CN112988437B (zh) * | 2019-12-17 | 2023-12-29 | 深信服科技股份有限公司 | 一种故障预测方法、装置及电子设备和存储介质 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2919854A (en) * | 1954-12-06 | 1960-01-05 | Hughes Aircraft Co | Electronic modulo error detecting system |
| US3602704A (en) * | 1967-08-22 | 1971-08-31 | Akushsky Izrail | Apparatus for correcting errors in a residue code system |
| US3816728A (en) * | 1972-12-14 | 1974-06-11 | Ibm | Modulo 9 residue generating and checking circuit |
| US3814923A (en) * | 1973-01-02 | 1974-06-04 | Bell Telephone Labor Inc | Error detection system |
| US3873820A (en) * | 1974-01-31 | 1975-03-25 | Ibm | Apparatus for checking partial products in iterative multiply operations |
-
1978
- 1978-01-18 US US05/870,531 patent/US4181969A/en not_active Expired - Lifetime
-
1979
- 1979-01-15 NL NL7900291A patent/NL7900291A/xx not_active Application Discontinuation
- 1979-01-16 BE BE0/192926A patent/BE873511A/fr unknown
- 1979-01-17 NO NO790158A patent/NO790158L/no unknown
- 1979-01-17 DK DK19679A patent/DK19679A/da not_active Application Discontinuation
- 1979-01-18 JP JP347279A patent/JPS54109737A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| US4181969A (en) | 1980-01-01 |
| NL7900291A (nl) | 1979-07-20 |
| JPS54109737A (en) | 1979-08-28 |
| DK19679A (da) | 1979-07-19 |
| BE873511A (fr) | 1979-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0227749B1 (fr) | Systeme de traitement de donnees insensible aux defaillances et methode appliquee | |
| Woźniakowski | Tractability and strong tractability of linear multivariate problems | |
| TW251355B (en) | Method and apparatus for iterative compression of digital data | |
| Carter et al. | Symbolic simulation for correct machine design | |
| US4805095A (en) | Circuit and a method for the selection of original data from a register log containing original and modified data | |
| NO790158L (no) | System for detektering og isolering av statiske bit-feil i nettverk i dataprosessorer | |
| JPS62117200A (ja) | 自己テスト機能付き半導体メモリおよび自己テスト方法 | |
| EP0463573B1 (fr) | Détection d'erreur efficace dans une unité centrale de traitement à VLSI | |
| US5251321A (en) | Binary to binary coded decimal and binary coded decimal to binary conversion in a VLSI central processing unit | |
| TW201908964A (zh) | 基於暫存器的複數處理 | |
| EP0023821A2 (fr) | Appareil et procédé de contôle d'une mémoire, et système d'ordinateur comprenant une mémoire et un appareil de contrôle de la mémoire | |
| DE69505554T2 (de) | Digitale arithmetische schaltung | |
| US20200235751A1 (en) | Residue number systems and methods for arithmetic error detection and correction | |
| Tylavsky et al. | The effects of precision and small impedance branches on power flow robustness | |
| Hromčík et al. | New algorithm for polynomial matrix determinant based on FFT | |
| DE2503152A1 (de) | Schaltungsanordnung zur erkennung von durch bauteilausfall verursachten fehlern in der multipliziereinheit eines datenverarbeitungssystems | |
| US5224063A (en) | Address translation in fft numerical data processor | |
| US5280606A (en) | Fault recovery processing for supercomputer | |
| Moldaschl et al. | Fault tolerant communication-optimal 2.5 D matrix multiplication | |
| Chervyakov et al. | A new model to optimize the architecture of a fault-tolerant modular neurocomputer | |
| Yang et al. | A generalization of hybrid fault diagnosability | |
| Hashemniya et al. | Fault diagnosability analysis of multi-mode systems | |
| US4727546A (en) | Data processing system composed of three data processing modules | |
| JP3920336B2 (ja) | ルックアップテーブルのルックアップ結果が二重になるテーブル・エントリがあるかどうかのテスト装置 | |
| US5018091A (en) | Discrete fourier transform calculating processor comprising a real-time testing device |