NO901328L - Fremgangsmaate og anordning for aa omforme en lukebeheftet innlesningstakt til en lukefri utlesningstakt. - Google Patents

Fremgangsmaate og anordning for aa omforme en lukebeheftet innlesningstakt til en lukefri utlesningstakt.

Info

Publication number
NO901328L
NO901328L NO90901328A NO901328A NO901328L NO 901328 L NO901328 L NO 901328L NO 90901328 A NO90901328 A NO 90901328A NO 901328 A NO901328 A NO 901328A NO 901328 L NO901328 L NO 901328L
Authority
NO
Norway
Prior art keywords
frequency
frequency divider
load rate
luckless
reverse
Prior art date
Application number
NO90901328A
Other languages
English (en)
Other versions
NO901328D0 (no
Inventor
Hermann Lang
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of NO901328D0 publication Critical patent/NO901328D0/no
Publication of NO901328L publication Critical patent/NO901328L/no

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

For omforming av en lukebeheftet takt til en lukefri takt er det nødvendig med en integrert krets hvor det ikke opptrer noe støy på grunn av transienter. Denne består av en fasekontrollkrets ved hvilken frekvensen (FE) for en inn- løsningstakt via en frekvensdeler (2) og frekvensen (FÅ) for en utlesningstakt via en annen frekvensdeler (15) tilføres en fasediskriminator (3). I en generator (8) blir det ved hjelp av en innretning (16) generert en følge av innbyrdes fasefor- skjøvne taktfrekvenser (FHl-FHn) fra en hjelpefrekvens (FH) i en kvartsoscillator (12) . Hvilke av disse som etter en deling i frekvensdeleren (13) skaffer utlesningstakten (FÅ) bestemmes av en svitsjefrekvens (nFX) som avgis av en av fasediskriminatoren (3) styrt fre- kvensdeler (7) til generatoren (8). Denne anordningen kan benyttes i multipleks- apparater for digitalsignaler.
NO90901328A 1989-03-23 1990-03-22 Fremgangsmaate og anordning for aa omforme en lukebeheftet innlesningstakt til en lukefri utlesningstakt. NO901328L (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3909678 1989-03-23

Publications (2)

Publication Number Publication Date
NO901328D0 NO901328D0 (no) 1990-03-22
NO901328L true NO901328L (no) 1990-09-24

Family

ID=6377110

Family Applications (1)

Application Number Title Priority Date Filing Date
NO90901328A NO901328L (no) 1989-03-23 1990-03-22 Fremgangsmaate og anordning for aa omforme en lukebeheftet innlesningstakt til en lukefri utlesningstakt.

Country Status (12)

Country Link
US (1) US5017801A (no)
EP (1) EP0393341B1 (no)
JP (1) JPH0770996B2 (no)
AR (1) AR241983A1 (no)
AT (1) ATE91055T1 (no)
AU (1) AU609659B2 (no)
BR (1) BR9001331A (no)
CA (1) CA2012654A1 (no)
DE (1) DE59001829D1 (no)
DK (1) DK0393341T3 (no)
ES (1) ES2044277T3 (no)
NO (1) NO901328L (no)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE59006856D1 (de) * 1990-02-16 1994-09-22 Siemens Ag Verfahren und anordnung zur taktrückgewinnung.
AT402323B (de) * 1992-01-16 1997-04-25 Avl Verbrennungskraft Messtech Zweitakt-brennkraftmaschine
CN107219395B (zh) * 2017-05-23 2019-06-18 郑州云海信息技术有限公司 一种rtc晶振的检测方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4019153A (en) * 1974-10-07 1977-04-19 The Charles Stark Draper Laboratory, Inc. Digital phase-locked loop filter
JPS57104329A (en) * 1980-12-22 1982-06-29 Hitachi Ltd Phase synchronizing circuit
US4820994A (en) * 1986-10-20 1989-04-11 Siemens Aktiengesellschaft Phase regulating circuit
JPH0690657B2 (ja) * 1987-03-31 1994-11-14 日本電気株式会社 クロツク切替回路
IT1218072B (it) * 1988-06-13 1990-04-12 Sgs Thomson Microelectronics Circuito per la sintonizzazione ad alta efficienza di frequenze video

Also Published As

Publication number Publication date
ES2044277T3 (es) 1994-01-01
US5017801A (en) 1991-05-21
ATE91055T1 (de) 1993-07-15
AU609659B2 (en) 1991-05-02
BR9001331A (pt) 1991-04-02
NO901328D0 (no) 1990-03-22
DK0393341T3 (da) 1993-08-09
EP0393341B1 (de) 1993-06-23
CA2012654A1 (en) 1990-09-23
JPH0770996B2 (ja) 1995-07-31
AR241983A1 (es) 1993-01-29
EP0393341A1 (de) 1990-10-24
JPH02301222A (ja) 1990-12-13
DE59001829D1 (de) 1993-07-29
AU5214990A (en) 1990-09-27

Similar Documents

Publication Publication Date Title
ES2120877A1 (es) Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase.
EP0218406A3 (en) Sampling clock generation circuit
KR920022684A (ko) 고주파 위상 동기 루프용 주파수 제어 발진기
NO981753L (no) FaselÕst sl°yfe
SE7701809L (sv) Dubbelmodfrekvenssynteseringsanordning for en televisionsavstemningsanordning
JPS5580928A (en) Channel selection device
NO901328L (no) Fremgangsmaate og anordning for aa omforme en lukebeheftet innlesningstakt til en lukefri utlesningstakt.
JPS5360150A (en) Instantaneous leading-in system for digital phase lock loop
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
EP0610052A3 (en) Method and device for clock control.
JPS5542443A (en) Clock supervisory system
SE9200137D0 (sv) Foerfarande och anordning foer avstaemning av internt genererad klockpulssignal
JPS5436101A (en) Automatic channel selection unit
AU2001270693A1 (en) Method and device for frequency synthesis using a phase locked loop
EP1207445A3 (en) Synchronous clock generator
KR930003564A (ko) 위상동기 루프를 구비한 장치
KR970008022A (ko) 디지탈 비디오카세트레코더에 있어서 락드모드용 오디오계의 클럭생성기
JPS535503A (en) Tv tuner
JPS5620355A (en) Clock signal forming circuit
FI915439A0 (fi) Kanalfrekvensgenerator foer anvaendning vid en maongfrekvens-utlopps-generator.
NO962511L (no) Låse-alarmkrets for en frekvenssyntetisator
TW328562B (en) Spectrum analyzer
JPS5386521A (en) Signal converter
JPS57141136A (en) Phase synchronous tracking device
JPS5275209A (en) Transmission output control circuit