NO911479L - Krets for multipleksing av klokkesignaler. - Google Patents
Krets for multipleksing av klokkesignaler.Info
- Publication number
- NO911479L NO911479L NO91911479A NO911479A NO911479L NO 911479 L NO911479 L NO 911479L NO 91911479 A NO91911479 A NO 91911479A NO 911479 A NO911479 A NO 911479A NO 911479 L NO911479 L NO 911479L
- Authority
- NO
- Norway
- Prior art keywords
- signal
- clock signal
- clock
- clock signals
- soon
- Prior art date
Links
- 230000003111 delayed effect Effects 0.000 abstract 4
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/04—Distributors combined with modulators or demodulators
- H04J3/047—Distributors with transistors or integrated circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Time-Division Multiplex Systems (AREA)
- Electronic Switches (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9004926A FR2661297B1 (fr) | 1990-04-18 | 1990-04-18 | Circuit de multiplexage de signaux d'horloge. |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| NO911479D0 NO911479D0 (no) | 1991-04-16 |
| NO911479L true NO911479L (no) | 1991-10-21 |
| NO302390B1 NO302390B1 (no) | 1998-02-23 |
Family
ID=9395837
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NO911479A NO302390B1 (no) | 1990-04-18 | 1991-04-16 | Krets for multipleksing av klokkesignaler |
Country Status (12)
| Country | Link |
|---|---|
| US (1) | US5321728A (no) |
| EP (1) | EP0452878B1 (no) |
| AT (1) | ATE116775T1 (no) |
| AU (1) | AU645301B2 (no) |
| CA (1) | CA2040650C (no) |
| DE (1) | DE69106422T2 (no) |
| DK (1) | DK0452878T3 (no) |
| ES (1) | ES2068418T3 (no) |
| FI (1) | FI105374B (no) |
| FR (1) | FR2661297B1 (no) |
| GR (1) | GR3015474T3 (no) |
| NO (1) | NO302390B1 (no) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0533992A1 (de) * | 1991-09-27 | 1993-03-31 | Siemens Nixdorf Informationssysteme Aktiengesellschaft | Verfahren und Schaltungsanordnung zum Bewerkstelligen synchroner Datentransfers |
| DE69225592T2 (de) * | 1992-09-18 | 1998-09-10 | Alsthom Cge Alcatel | System zur Wiederherstellung der Zellenreihenfolge für ein Telekommunikationsnetzwerk |
| EP0634849A1 (en) * | 1993-07-13 | 1995-01-18 | ALCATEL BELL Naamloze Vennootschap | Signal selection device |
| JPH0795677A (ja) * | 1993-09-20 | 1995-04-07 | Fujitsu Ltd | シェルフ間の同期用情報と同期クロックの受渡し方法 |
| US5475322A (en) * | 1993-10-12 | 1995-12-12 | Wang Laboratories, Inc. | Clock frequency multiplying and squaring circuit and method |
| JP3830526B2 (ja) * | 1995-11-27 | 2006-10-04 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 第1および第2のロード可能なカウンタを具えたパラメータ化可能な制御モジュールと、複数のかかるパラメータ化可能な制御モジュールを具えた電子回路と、かかる回路を合成する方法 |
| US6178186B1 (en) * | 1998-03-27 | 2001-01-23 | Motorola, Inc. | Fractional decimator with linear interpolation and method thereof |
| BR0108743B1 (pt) * | 2000-03-06 | 2011-04-05 | método para reduzir a formação de pelìcula e aglomerados durante a polimerização de olefinas. | |
| TWI256539B (en) * | 2004-11-09 | 2006-06-11 | Realtek Semiconductor Corp | Apparatus and method for generating a clock signal |
| US9686762B2 (en) * | 2011-03-30 | 2017-06-20 | Tejas Networks Ltd | Method and system for multiplexing low frequency clocks to reduce interface count |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4538272A (en) * | 1983-12-22 | 1985-08-27 | Gte Automatic Electric Incorporated | Prioritized clock selection circuit |
| FR2577087B1 (fr) * | 1985-02-07 | 1987-03-06 | Thomson Csf Mat Tel | Dispositif de distribution d'horloge tripliquee, chaque signal d'horloge comportant un signal de synchronisation |
| GB8615399D0 (en) * | 1986-06-24 | 1986-07-30 | Int Computers Ltd | Switching circuit |
| US4839907A (en) * | 1988-02-26 | 1989-06-13 | American Telephone And Telegraph Company, At&T Bell Laboratories | Clock skew correction arrangement |
| US4899351A (en) * | 1988-07-18 | 1990-02-06 | Western Digital Corporation | Transient free clock switch logic |
-
1990
- 1990-04-18 FR FR9004926A patent/FR2661297B1/fr not_active Expired - Fee Related
-
1991
- 1991-04-15 FI FI911815A patent/FI105374B/fi active
- 1991-04-16 AU AU75030/91A patent/AU645301B2/en not_active Ceased
- 1991-04-16 AT AT91106045T patent/ATE116775T1/de not_active IP Right Cessation
- 1991-04-16 DE DE69106422T patent/DE69106422T2/de not_active Expired - Fee Related
- 1991-04-16 NO NO911479A patent/NO302390B1/no not_active IP Right Cessation
- 1991-04-16 ES ES91106045T patent/ES2068418T3/es not_active Expired - Lifetime
- 1991-04-16 EP EP91106045A patent/EP0452878B1/fr not_active Expired - Lifetime
- 1991-04-16 DK DK91106045.7T patent/DK0452878T3/da active
- 1991-04-17 CA CA002040650A patent/CA2040650C/fr not_active Expired - Fee Related
-
1993
- 1993-05-03 US US08/057,408 patent/US5321728A/en not_active Expired - Fee Related
-
1995
- 1995-03-20 GR GR950400605T patent/GR3015474T3/el unknown
Also Published As
| Publication number | Publication date |
|---|---|
| AU7503091A (en) | 1991-10-24 |
| NO911479D0 (no) | 1991-04-16 |
| ES2068418T3 (es) | 1995-04-16 |
| EP0452878B1 (fr) | 1995-01-04 |
| DE69106422T2 (de) | 1995-05-04 |
| FR2661297A1 (fr) | 1991-10-25 |
| FI911815A7 (fi) | 1991-10-19 |
| NO302390B1 (no) | 1998-02-23 |
| CA2040650C (fr) | 1995-07-04 |
| FI105374B (fi) | 2000-07-31 |
| EP0452878A1 (fr) | 1991-10-23 |
| FR2661297B1 (fr) | 1993-02-12 |
| AU645301B2 (en) | 1994-01-13 |
| GR3015474T3 (en) | 1995-06-30 |
| FI911815A0 (fi) | 1991-04-15 |
| DK0452878T3 (da) | 1995-05-29 |
| DE69106422D1 (de) | 1995-02-16 |
| ATE116775T1 (de) | 1995-01-15 |
| US5321728A (en) | 1994-06-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE225581T1 (de) | Taktanpassung mit feinregelung | |
| DE69113083D1 (de) | Digitale Taktpufferschaltung mit regelbarer Verzögerung. | |
| EP0292099A3 (en) | Clock scheme for vlsi systems | |
| NO911479D0 (no) | Krets for multipleksing av klokkesignaler. | |
| TW335543B (en) | Row decoder with level translator | |
| KR970024568A (ko) | 위상 조정 회로, 그 회로를 포함하는 시스템 및 위상 조정 방법 | |
| EP0308071A3 (en) | A phase shift arrangement | |
| KR950035137A (ko) | 입력신호의 펄스폭 조정방법 및 조정회로 | |
| GB2297228A (en) | Forming a higher hierarchy level signal in a synchronous digital communication system | |
| EP0342674A3 (en) | Pipeline circuit for timing adjustment | |
| SU1396255A1 (ru) | Устройство дл формировани относительного биимпульсного сигнала | |
| KR960038988A (ko) | 반도체메모리소자의 어드레스버퍼 | |
| JPS6416013A (en) | Clock distribution circuit | |
| KR940006398A (ko) | 비데오 카메라 | |
| SU1471186A1 (ru) | Устройство дл синхронизации приема асинхронных сигналов | |
| SU1559400A1 (ru) | Устройство переключени генераторов тактовых частот | |
| RU1800633C (ru) | Устройство дл формировани биимпульсного сигнала | |
| JPS6430350A (en) | Polyspeed switching system | |
| JPS6476542A (en) | Semiconductor laser driving device | |
| GR3017644T3 (en) | Programmer producing binary output signals in response to a clock signal. | |
| JPS579167A (en) | Picture read-in system | |
| KR930010751A (ko) | Led의 밝기조정방법 | |
| JPS6473936A (en) | Digital radio transmission equipment | |
| ATE189750T1 (de) | Schaltungsanordnung zur synchronen takterzeugung wenigstens zweier taktsignale | |
| KR960039851A (ko) | 비디오모드 전환장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM1K | Lapsed by not paying the annual fees |
Free format text: LAPSED IN OCTOBER 2002 |