PL177392B1 - Sposób przetwarzania informacji - Google Patents

Sposób przetwarzania informacji

Info

Publication number
PL177392B1
PL177392B1 PL94316566A PL31656694A PL177392B1 PL 177392 B1 PL177392 B1 PL 177392B1 PL 94316566 A PL94316566 A PL 94316566A PL 31656694 A PL31656694 A PL 31656694A PL 177392 B1 PL177392 B1 PL 177392B1
Authority
PL
Poland
Prior art keywords
instruction
execution
processor
instructions
inst
Prior art date
Application number
PL94316566A
Other languages
English (en)
Polish (pl)
Other versions
PL316566A1 (en
Inventor
Seungyoon P. Song
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of PL316566A1 publication Critical patent/PL316566A1/xx
Publication of PL177392B1 publication Critical patent/PL177392B1/pl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3856—Reordering of instructions, e.g. using queues or age tags
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G06F9/384—Register renaming
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3858—Result writeback, i.e. updating the architectural state or memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Communication Control (AREA)
PL94316566A 1994-03-31 1994-12-27 Sposób przetwarzania informacji PL177392B1 (pl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US22099394A 1994-03-31 1994-03-31
PCT/EP1994/004317 WO1995027246A1 (en) 1994-03-31 1994-12-27 Processing system and method of operation

Publications (2)

Publication Number Publication Date
PL316566A1 PL316566A1 (en) 1997-01-20
PL177392B1 true PL177392B1 (pl) 1999-11-30

Family

ID=22825892

Family Applications (1)

Application Number Title Priority Date Filing Date
PL94316566A PL177392B1 (pl) 1994-03-31 1994-12-27 Sposób przetwarzania informacji

Country Status (13)

Country Link
US (1) US6041167A (de)
EP (1) EP0753173B1 (de)
JP (1) JP2742392B2 (de)
KR (1) KR0145035B1 (de)
CN (1) CN1099082C (de)
AT (1) ATE177546T1 (de)
CA (1) CA2137046C (de)
DE (1) DE69417071T2 (de)
HU (1) HUT75816A (de)
PL (1) PL177392B1 (de)
RU (1) RU2150738C1 (de)
TW (1) TW353732B (de)
WO (1) WO1995027246A1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1002269B1 (de) * 1997-08-06 2003-10-15 Advanced Micro Devices, Inc. Vorrichtung und verfahren zum speziellen registerzugang ohne serialisation
US7594170B2 (en) * 2003-10-24 2009-09-22 Microsoft Corporation Mechanism for providing data driven command line output
RU2292580C2 (ru) * 2004-12-14 2007-01-27 Государственное образовательное учреждение высшего профессионального образования Курский государственный технический университет Арифметический вычислитель
KR101122180B1 (ko) * 2007-06-20 2012-03-20 후지쯔 가부시끼가이샤 명령 제어 장치 및 명령 제어 방법
JP5093237B2 (ja) * 2007-06-20 2012-12-12 富士通株式会社 命令処理装置
US7913067B2 (en) * 2008-02-20 2011-03-22 International Business Machines Corporation Method and system for overlapping execution of instructions through non-uniform execution pipelines in an in-order processor
EP3123304B1 (de) * 2014-03-27 2019-08-14 Intel Corporation Befehl und logik zum sortieren und zurückziehen von lagern
CN108255743A (zh) * 2017-12-06 2018-07-06 中国航空工业集团公司西安航空计算技术研究所 一种用于在染色内核中写回仲裁电路
US20210311735A1 (en) * 2018-08-14 2021-10-07 Optimum Semiconductor Technologies Inc. Vector instruction with precise interrupts and/or overwrites
KR102692866B1 (ko) * 2021-04-26 2024-08-08 한국전자통신연구원 컴퓨팅 자원 분할 운용 방법 및 장치
CN119127546B (zh) * 2024-08-26 2025-06-20 北京微核芯科技有限公司 处理器页表修改引起缺页异常的验证方法及装置

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5776634A (en) * 1980-10-31 1982-05-13 Hitachi Ltd Digital signal processor
US4594660A (en) * 1982-10-13 1986-06-10 Honeywell Information Systems Inc. Collector
JPH069028B2 (ja) * 1986-02-18 1994-02-02 日本電気株式会社 演算装置
US5051940A (en) * 1990-04-04 1991-09-24 International Business Machines Corporation Data dependency collapsing hardware apparatus
JPH06103494B2 (ja) * 1986-11-18 1994-12-14 株式会社日立製作所 ベクトル処理装置の制御方式
SU1451710A1 (ru) * 1986-12-25 1989-01-15 Предприятие П/Я М-5769 Устройство обработки информации
JPH02103656A (ja) * 1988-10-12 1990-04-16 Fujitsu Ltd 主記憶参照の遂次化制御方式
US5075840A (en) * 1989-01-13 1991-12-24 International Business Machines Corporation Tightly coupled multiprocessor instruction synchronization
JPH0630094B2 (ja) * 1989-03-13 1994-04-20 インターナショナル・ビジネス・マシーンズ・コーポレイション マルチプロセツサ・システム
JP2519798B2 (ja) * 1989-05-30 1996-07-31 富士通株式会社 多重プロセッサシステムにおけるシリアライズ機能の検証方式
US5136697A (en) * 1989-06-06 1992-08-04 Advanced Micro Devices, Inc. System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cache
US5129067A (en) * 1989-06-06 1992-07-07 Advanced Micro Devices, Inc. Multiple instruction decoder for minimizing register port requirements
US5075846A (en) * 1989-09-29 1991-12-24 Motorola, Inc. Memory access serialization as an MMU page attribute
US5471593A (en) * 1989-12-11 1995-11-28 Branigin; Michael H. Computer processor with an efficient means of executing many instructions simultaneously
US5487156A (en) * 1989-12-15 1996-01-23 Popescu; Valeri Processor architecture having independently fetching issuing and updating operations of instructions which are sequentially assigned and stored in order fetched
US5185871A (en) * 1989-12-26 1993-02-09 International Business Machines Corporation Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions
JPH07101410B2 (ja) * 1990-01-17 1995-11-01 インターナショナル、ビジネス、マシーンズ、コーポレーション データ処理ネットワークにおいて逐次化手段の試験のため命令流の実行を同期させる方法
US5077692A (en) * 1990-03-05 1991-12-31 Advanced Micro Devices, Inc. Information storage device with batch select capability
US5261066A (en) * 1990-03-27 1993-11-09 Digital Equipment Corporation Data processing system and method with small fully-associative cache and prefetch buffers
IL94115A (en) * 1990-04-18 1996-06-18 Ibm Israel Dynamic process for creating pseudo-random test templates for pompous hardware design violence
US5214763A (en) * 1990-05-10 1993-05-25 International Business Machines Corporation Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism
US5197135A (en) * 1990-06-26 1993-03-23 International Business Machines Corporation Memory management for scalable compound instruction set machines with in-memory compounding
JP2532300B2 (ja) * 1990-10-17 1996-09-11 三菱電機株式会社 並列処理装置における命令供給装置
JP2535252B2 (ja) * 1990-10-17 1996-09-18 三菱電機株式会社 並列処理装置
JPH04172533A (ja) * 1990-11-07 1992-06-19 Toshiba Corp 電子計算機
US5222244A (en) * 1990-12-20 1993-06-22 Intel Corporation Method of modifying a microinstruction with operands specified by an instruction held in an alias register
US5257354A (en) * 1991-01-16 1993-10-26 International Business Machines Corporation System for monitoring and undoing execution of instructions beyond a serialization point upon occurrence of in-correct results
ATE200357T1 (de) * 1991-07-08 2001-04-15 Seiko Epson Corp Risc-prozessor mit dehnbarer architektur
US5269017A (en) * 1991-08-29 1993-12-07 International Business Machines Corporation Type 1, 2 and 3 retry and checkpointing
EP0529303A3 (en) * 1991-08-29 1993-09-22 International Business Machines Corporation Checkpoint synchronization with instruction overlap enabled
RU2029359C1 (ru) * 1991-12-29 1995-02-20 Вычислительный центр коллективного пользования РАН Устройство для обработки информации
US5274818A (en) * 1992-02-03 1993-12-28 Thinking Machines Corporation System and method for compiling a fine-grained array based source program onto a course-grained hardware
US5257216A (en) * 1992-06-10 1993-10-26 Intel Corporation Floating point safe instruction recognition apparatus
US5257214A (en) * 1992-06-16 1993-10-26 Hewlett-Packard Company Qualification of register file write enables using self-timed floating point exception flags
US5268855A (en) * 1992-09-14 1993-12-07 Hewlett-Packard Company Common format for encoding both single and double precision floating point numbers
CA2123442A1 (en) * 1993-09-20 1995-03-21 David S. Ray Multiple execution unit dispatch with instruction dependency
EP0779577B1 (de) * 1993-10-18 2002-05-22 VIA-Cyrix, Inc. Mikroprozessorpipelinesteuerung und Registerübersetzung
EP0651321B1 (de) * 1993-10-29 2001-11-14 Advanced Micro Devices, Inc. Superskalarmikroprozessoren
JP3311462B2 (ja) * 1994-02-23 2002-08-05 富士通株式会社 コンパイル処理装置

Also Published As

Publication number Publication date
KR0145035B1 (ko) 1998-08-17
HUT75816A (en) 1997-05-28
DE69417071D1 (de) 1999-04-15
US6041167A (en) 2000-03-21
CN1121210A (zh) 1996-04-24
EP0753173B1 (de) 1999-03-10
ATE177546T1 (de) 1999-03-15
RU2150738C1 (ru) 2000-06-10
EP0753173A1 (de) 1997-01-15
CN1099082C (zh) 2003-01-15
JP2742392B2 (ja) 1998-04-22
CA2137046A1 (en) 1995-10-01
KR950027573A (ko) 1995-10-18
PL316566A1 (en) 1997-01-20
JPH07271582A (ja) 1995-10-20
TW353732B (en) 1999-03-01
DE69417071T2 (de) 1999-10-14
WO1995027246A1 (en) 1995-10-12
CA2137046C (en) 2000-01-18
HU9602595D0 (en) 1996-11-28

Similar Documents

Publication Publication Date Title
KR100323374B1 (ko) 부동소숫점유니트에서의다이나믹레지스터관리장치및그방법
PL177404B1 (pl) Sposób przetwarzania informacji w systemie komputerowym
US5557763A (en) System for handling load and/or store operations in a superscalar microprocessor
US6965987B2 (en) System and method for handling load and/or store operations in a superscalar microprocessor
KR100188502B1 (ko) 처리 시스템 및 그의 동작 방법
US5559976A (en) System for instruction completion independent of result write-back responsive to both exception free completion of execution and completion of all logically prior instructions
US5644779A (en) Processing system and method of operation for concurrent processing of branch instructions with cancelling of processing of a branch instruction
CN100495325C (zh) 用于按需临时寄存器重命名的方法和系统
EP0651331A1 (de) Schreibpuffer für einen superskalaren Mikroprozessor mit Pipeline
PL177392B1 (pl) Sposób przetwarzania informacji
US5524224A (en) System for speculatively executing instructions wherein mispredicted instruction is executed prior to completion of branch processing
US6035394A (en) System for providing high performance speculative processing of complex load/store instructions by generating primitive instructions in the load/store unit and sequencer in parallel
KR20040005927A (ko) 데이터 처리장치에서의 소스 레지스터 록킹
US6708267B1 (en) System and method in a pipelined processor for generating a single cycle pipeline stall
US5805916A (en) Method and apparatus for dynamic allocation of registers for intermediate floating-point results
KR100237989B1 (ko) 슈퍼스칼라 프로세서에서 리네임 버퍼를 효율적으로 사용하기 위한 방법 및 시스템
JP3701203B2 (ja) 計算機システム
US6266761B1 (en) Method and system in an information processing system for efficient maintenance of copies of values stored within registers
WO1995016955A1 (en) Load latency of zero for floating point load instructions using a load data queue

Legal Events

Date Code Title Description
LAPS Decisions on the lapse of the protection rights

Effective date: 20061227