PL429721A1 - System for reducing the power consumption of a transmitter operating in the EnOcean standard - Google Patents
System for reducing the power consumption of a transmitter operating in the EnOcean standardInfo
- Publication number
- PL429721A1 PL429721A1 PL429721A PL42972119A PL429721A1 PL 429721 A1 PL429721 A1 PL 429721A1 PL 429721 A PL429721 A PL 429721A PL 42972119 A PL42972119 A PL 42972119A PL 429721 A1 PL429721 A1 PL 429721A1
- Authority
- PL
- Poland
- Prior art keywords
- reducing
- power consumption
- transmitter
- transmitter operating
- enocean
- Prior art date
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Transmitters (AREA)
Abstract
Układ do zmniejszania poboru prądu nadajnika pracującego w standardzie EnOcean zawiera układ czasowy (UC) połączony swoim wejściem z wyjściem sterującym nadajnika (NAD). Układ czasowy (UC) łączy się linią sterującą z buforem cyfrowym (BUF), którego wyjście połączone jest z wejściem danych cyfrowych nadajnika (NAD). Wejście bufora cyfrowego (BUF) jest połączone z wyjściem danych cyfrowych (WEJ).The circuit for reducing the current consumption of the transmitter operating in the EnOcean standard includes a timer (UC) connected with its input to the control output of the transmitter (NAD). A timer (UC) connects via a control line to a digital buffer (BUF) whose output is connected to the transmitter's digital data input (NAD). The digital buffer input (BUF) is connected to the digital data output (IN).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PL429721A PL429721A1 (en) | 2019-04-24 | 2019-04-24 | System for reducing the power consumption of a transmitter operating in the EnOcean standard |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PL429721A PL429721A1 (en) | 2019-04-24 | 2019-04-24 | System for reducing the power consumption of a transmitter operating in the EnOcean standard |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| PL429721A1 true PL429721A1 (en) | 2020-11-02 |
Family
ID=73025030
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PL429721A PL429721A1 (en) | 2019-04-24 | 2019-04-24 | System for reducing the power consumption of a transmitter operating in the EnOcean standard |
Country Status (1)
| Country | Link |
|---|---|
| PL (1) | PL429721A1 (en) |
-
2019
- 2019-04-24 PL PL429721A patent/PL429721A1/en unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2005106625A3 (en) | Selecting input/output devices to control power consumption of a computer system | |
| TW200633410A (en) | Wireless communication unit and power control system therefor | |
| ATE523846T1 (en) | CONFIGURABLE SERIAL MEMORY INTERFACE | |
| CY1107647T1 (en) | communication system | |
| EP4358602A3 (en) | Signal monitoring method and apparatus | |
| CN204929366U (en) | DALI interface circuit | |
| EP4429288A3 (en) | Battery power management for a cellular device | |
| CN104596049B (en) | Current loop communication circuit and air-conditioner | |
| BR112014006677A2 (en) | method for controlling the operation of a communication device, properly operating transceiver, and computer program | |
| ES2558018T3 (en) | Long distance power supply system for communication system | |
| TW200603533A (en) | Self-biased high-speed receiver | |
| TW200520386A (en) | Input stage for mixed-voltage-tolerant buffer without leakage issue | |
| TW200520384A (en) | An output buffer circuit elminating high voltage insulated transistor and level shift circuit, and an interface circuit using the output buffer circuit | |
| TW200504496A (en) | Method for PCI express power management using a PCI PM mechanism in a computer system | |
| US8719597B2 (en) | Power control system, power control method, and computer system thereof | |
| CN109888879A (en) | A kind of mobile power source circuit Rouser | |
| CN205566298U (en) | A BLE4. 0 module for UART communication sleep awakens up | |
| PL429698A1 (en) | System for reducing the power consumption of a transmitter operating in the EnOcean standard with the use of a voltage regulator | |
| CN103747393B (en) | Control circuit of wireless microphone | |
| CN209330432U (en) | Smart lighting controls and lighting systems that reduce standby power consumption | |
| DE602004022843D1 (en) | Transconductance CIRCUIT | |
| HUE045713T2 (en) | A packet structure for a mobile display digital interface | |
| TW200718017A (en) | A slicer with large input common mode range | |
| CN217849035U (en) | Service system with power-down control circuit | |
| CN105376420A (en) | System and method for saving power consumption of SIM card in sleep mode |