PL446781A1 - SD port test card - Google Patents

SD port test card

Info

Publication number
PL446781A1
PL446781A1 PL446781A PL44678123A PL446781A1 PL 446781 A1 PL446781 A1 PL 446781A1 PL 446781 A PL446781 A PL 446781A PL 44678123 A PL44678123 A PL 44678123A PL 446781 A1 PL446781 A1 PL 446781A1
Authority
PL
Poland
Prior art keywords
test card
port test
port
circuit
output
Prior art date
Application number
PL446781A
Other languages
Polish (pl)
Inventor
Dawid Makieła
Original Assignee
Politechnika Śląska
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Politechnika Śląska filed Critical Politechnika Śląska
Priority to PL446781A priority Critical patent/PL446781A1/en
Publication of PL446781A1 publication Critical patent/PL446781A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or discharging batteries or for supplying loads from batteries
    • H02J7/90Regulation of charging or discharging current or voltage
    • H02J7/92Regulation of charging or discharging current or voltage with prioritisation of loads or sources
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0003Details of control, feedback or regulation circuits
    • H02M1/0009Devices or circuits for detecting current in a converter

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

Karta testująca porty SD cechuje się tym, że posiada układ podwyższający napięcie (1), który podłączony jest do wejść zasilających: VDD (3) oraz VSS1 (2), przy czym jedno wyjście (6) układu podwyższającego napięcie (1) znajduje się na potencjale VSS1 (5), natomiast drugie wyjście (7) podłączone jest do co najmniej jednego portu sygnałowego (8) karty testującej porty SD.The SD port test card is characterized by a step-up circuit (1) that is connected to the power supply inputs: VDD (3) and VSS1 (2), with one output (6) of the step-up circuit (1) being at the VSS1 potential (5), while the other output (7) is connected to at least one signal port (8) of the SD port test card.

PL446781A 2023-11-20 2023-11-20 SD port test card PL446781A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PL446781A PL446781A1 (en) 2023-11-20 2023-11-20 SD port test card

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PL446781A PL446781A1 (en) 2023-11-20 2023-11-20 SD port test card

Publications (1)

Publication Number Publication Date
PL446781A1 true PL446781A1 (en) 2025-05-26

Family

ID=95821480

Family Applications (1)

Application Number Title Priority Date Filing Date
PL446781A PL446781A1 (en) 2023-11-20 2023-11-20 SD port test card

Country Status (1)

Country Link
PL (1) PL446781A1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20190100601A (en) * 2018-02-21 2019-08-29 삼성전자주식회사 An electronic apparatus and a method for controlling voltage output to an external electronic device according to voltage sensed at a signal terminal connected to the external electronic device
CN212845507U (en) * 2020-08-18 2021-03-30 深圳三地一芯电子有限责任公司 Multifunctional testing device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20190100601A (en) * 2018-02-21 2019-08-29 삼성전자주식회사 An electronic apparatus and a method for controlling voltage output to an external electronic device according to voltage sensed at a signal terminal connected to the external electronic device
CN212845507U (en) * 2020-08-18 2021-03-30 深圳三地一芯电子有限责任公司 Multifunctional testing device

Similar Documents

Publication Publication Date Title
KR900002328A (en) Sensing circuit
ATE56825T1 (en) CIRCUIT ARRANGEMENT FOR AN INTEGRATED CIRCUIT WITH BUILT-IN SELF-TEST CONFIGURATION.
US11409314B2 (en) Full swing voltage conversion circuit and operation unit, chip, hash board, and computing device using same
CN102843123A (en) High-voltage driving circuit
JP3739646B2 (en) Input buffer circuit
KR920003656A (en) Integrated circuit
US20080001628A1 (en) Level conversion circuit
US6518816B2 (en) Voltage translator, particularly of the CMOS type
JPS59105131A (en) Input/output circuit device
JPS5547727A (en) Power on reset circuit
KR880002325A (en) CMOST input buffer
KR880006850A (en) 3-states complementary MOS integrated circuit
CN116796679A (en) A multi-voltage domain CMOS IO design
CN116054797A (en) Low-power-consumption reset circuit with voltage return difference
ATE456191T1 (en) LOGIC OUTPUT LEVEL OF AN INTEGRATED CIRCUIT PROTECTED AGAINST BATTERY POLARITY REVERSE
TWM576365U (en) Low power voltage level converter
TWM574790U (en) Low power CMOS voltage level shifter circuit
CN103178827A (en) Deadlock-free circuit
JPS58182913A (en) voltage comparison circuit
TWM586017U (en) Low power level shifter circuit
TWM565915U (en) Voltage level converter
PL447371A1 (en) RFID digital block initialization system
TWM565921U (en) Voltage level shifter
KR950001121Y1 (en) Source voltage transition detection circuit
JPS6058658A (en) Cmos integrated circuit device and inspecting method thereof