PT95436A - Processo de producao de uma pelicula depositada e de producao de um dispositivo semicondutor - Google Patents

Processo de producao de uma pelicula depositada e de producao de um dispositivo semicondutor

Info

Publication number
PT95436A
PT95436A PT95436A PT9543690A PT95436A PT 95436 A PT95436 A PT 95436A PT 95436 A PT95436 A PT 95436A PT 9543690 A PT9543690 A PT 9543690A PT 95436 A PT95436 A PT 95436A
Authority
PT
Portugal
Prior art keywords
production
deposited
movie
semiconductor device
electron donative
Prior art date
Application number
PT95436A
Other languages
English (en)
Other versions
PT95436B (pt
Inventor
Osamu Ikeda
Kazuaki Ohmi
Shigeyuki Matsumoto
Original Assignee
Canon Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP1250017A external-priority patent/JPH03111570A/ja
Priority claimed from JP1250018A external-priority patent/JPH03110840A/ja
Application filed by Canon Kk filed Critical Canon Kk
Publication of PT95436A publication Critical patent/PT95436A/pt
Publication of PT95436B publication Critical patent/PT95436B/pt

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/418—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials the conductive layers comprising transition metals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
    • H10P14/432—Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/107—Melt
PT95436A 1989-09-26 1990-09-26 Processo de producao de uma pelicula depositada e de producao de um dispositivo semicondutor PT95436B (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1250017A JPH03111570A (ja) 1989-09-26 1989-09-26 堆積膜形成法
JP1250018A JPH03110840A (ja) 1989-09-26 1989-09-26 堆積膜形成法

Publications (2)

Publication Number Publication Date
PT95436A true PT95436A (pt) 1991-05-22
PT95436B PT95436B (pt) 1997-07-31

Family

ID=26539605

Family Applications (1)

Application Number Title Priority Date Filing Date
PT95436A PT95436B (pt) 1989-09-26 1990-09-26 Processo de producao de uma pelicula depositada e de producao de um dispositivo semicondutor

Country Status (8)

Country Link
US (1) US6025243A (pt)
EP (1) EP0420589B1 (pt)
KR (1) KR940006665B1 (pt)
AT (1) ATE134070T1 (pt)
DE (1) DE69025252T2 (pt)
MY (1) MY110288A (pt)
PT (1) PT95436B (pt)
SG (1) SG59964A1 (pt)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW310461B (pt) * 1995-11-10 1997-07-11 Matsushita Electric Industrial Co Ltd
JP2002334868A (ja) * 2001-05-10 2002-11-22 Hitachi Kokusai Electric Inc 基板処理装置および半導体装置の製造方法
US6939801B2 (en) * 2001-12-21 2005-09-06 Applied Materials, Inc. Selective deposition of a barrier layer on a dielectric material
JP4592373B2 (ja) * 2004-09-30 2010-12-01 株式会社トリケミカル研究所 導電性モリブデンナイトライドゲート電極膜の形成方法
US12444651B2 (en) 2009-08-04 2025-10-14 Novellus Systems, Inc. Tungsten feature fill with nucleation inhibition
US11437269B2 (en) 2012-03-27 2022-09-06 Novellus Systems, Inc. Tungsten feature fill with nucleation inhibition
JP2019145589A (ja) * 2018-02-16 2019-08-29 東芝メモリ株式会社 半導体装置の製造方法
KR20250109239A (ko) 2018-12-05 2025-07-16 램 리써치 코포레이션 보이드 프리 (void free) 저응력 (low stress) 충진
US12261081B2 (en) 2019-02-13 2025-03-25 Lam Research Corporation Tungsten feature fill with inhibition control
EP4430226A4 (en) * 2021-11-10 2025-11-05 Entegris Inc MOLYBDENE PRECURSOR COMPOUNDS

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE73869T1 (de) * 1985-05-10 1992-04-15 Gen Electric Verfahren und vorrichtung zum selektiven chemischen aufdampfen.
JPS62281349A (ja) * 1986-05-29 1987-12-07 Seiko Instr & Electronics Ltd 金属パタ−ン膜の形成方法及びその装置
JP2895166B2 (ja) * 1990-05-31 1999-05-24 キヤノン株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
EP0420589A2 (en) 1991-04-03
KR910007073A (ko) 1991-04-30
DE69025252D1 (de) 1996-03-21
EP0420589B1 (en) 1996-02-07
EP0420589A3 (en) 1991-08-21
ATE134070T1 (de) 1996-02-15
PT95436B (pt) 1997-07-31
SG59964A1 (en) 1999-02-22
DE69025252T2 (de) 1996-07-04
KR940006665B1 (ko) 1994-07-25
MY110288A (en) 1998-04-30
US6025243A (en) 2000-02-15

Similar Documents

Publication Publication Date Title
KR890700693A (ko) 클러스터 비임을 사용하는 에너지 인텐시브 표면 반응
GB2141444A (en) Chemical vapor deposition of titanium nitride and like films
KR950007077A (ko) 박막의 제조방법 및 제조장치
KR930022602A (ko) 박막형성법
CA2058341A1 (en) Transparent substrate and method of manufacturing the same
EP0465152A3 (en) Method for producing semiconductor device having alignment mark
ATE194884T1 (de) Verfahren zur herstellung eines halbleiter- bauelements
DE69310763D1 (de) Dampfabscheidungsverfahren
EP0647353A1 (en) Chemical vapor deposition from single organometallic precursors
AU7151587A (en) Process for forming deposited film
KR950007021A (ko) 평탄화된 절연막을 갖는 반도체장치
SG59964A1 (en) Process for forming deposited film and process for preparing semiconductor device
PT95435A (pt) Processo de producao de uma pelicula depositada e de um dispositivo semicondutor
EP0132322A3 (en) Thermal crackers for forming pnictide films in high vacuum processes
EP0342063A3 (en) Process for preparing an electroluminescent film
TW275711B (en) Semiconductor IC device and its manufacturing method
MY121209A (en) Semiconductor device and production thereof.
GB2202371B (en) Semiconductor device
AU7144087A (en) Process for forming deposited film
FI953779A0 (fi) Menetelmä ohuen kalvon kerrostamiseksi alustalle käyttämällä etäiskylmätyppiplasmaa
JPS57201015A (en) Manufacture of semiconductor device
JPS57149776A (en) Formation of high-melting point metal and silicon compound thin film
JPS5589467A (en) Growth of aluminum in gaseous phase
ATE209395T1 (de) Halbleiteranordnung und verfahren zu ihrer herstellung
DE3268439D1 (en) Thin films of compounds and alloy compounds of group iii and group v elements

Legal Events

Date Code Title Description
BB1A Laying open of patent application

Effective date: 19910123

FG3A Patent granted, date of granting

Effective date: 19970424