SE467076B - Saett och anordning foer teorembevisning - Google Patents

Saett och anordning foer teorembevisning

Info

Publication number
SE467076B
SE467076B SE8902191A SE8902191A SE467076B SE 467076 B SE467076 B SE 467076B SE 8902191 A SE8902191 A SE 8902191A SE 8902191 A SE8902191 A SE 8902191A SE 467076 B SE467076 B SE 467076B
Authority
SE
Sweden
Prior art keywords
instantiation
variables
formula
triples
analysis
Prior art date
Application number
SE8902191A
Other languages
English (en)
Swedish (sv)
Other versions
SE8902191D0 (sv
SE8902191L (sv
Inventor
Gunnar Martin Natan Staalmarck
Original Assignee
Gunnar Martin Natanael Staalma
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gunnar Martin Natanael Staalma filed Critical Gunnar Martin Natanael Staalma
Priority to SE8902191A priority Critical patent/SE467076B/sv
Publication of SE8902191D0 publication Critical patent/SE8902191D0/xx
Priority to DE69020438T priority patent/DE69020438T2/de
Priority to EP90850184A priority patent/EP0403454B1/fr
Priority to CA002018828A priority patent/CA2018828C/fr
Priority to US07/537,937 priority patent/US5276897A/en
Priority to JP2157416A priority patent/JP3046611B2/ja
Publication of SE8902191L publication Critical patent/SE8902191L/
Publication of SE467076B publication Critical patent/SE467076B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computing arrangements using knowledge-based models
    • G06N5/01—Dynamic search techniques; Heuristics; Dynamic trees; Branch-and-bound
    • G06N5/013—Automatic theorem proving

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Evolutionary Computation (AREA)
  • Software Systems (AREA)
  • Mathematical Optimization (AREA)
  • Artificial Intelligence (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Pure & Applied Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Geometry (AREA)
  • Mathematical Analysis (AREA)
  • Computational Linguistics (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Document Processing Apparatus (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
SE8902191A 1989-06-16 1989-06-16 Saett och anordning foer teorembevisning SE467076B (sv)

Priority Applications (6)

Application Number Priority Date Filing Date Title
SE8902191A SE467076B (sv) 1989-06-16 1989-06-16 Saett och anordning foer teorembevisning
DE69020438T DE69020438T2 (de) 1989-06-16 1990-05-17 Verfahren und Vorrichtung zum Prüfen von Aussagelogiktheoremen in der Systemanalyse.
EP90850184A EP0403454B1 (fr) 1989-06-16 1990-05-17 Procédé et dispositif pour vérifier des théorèmes logiques propositionels dans l'analyse de systèmes
CA002018828A CA2018828C (fr) 1989-06-16 1990-06-12 Determination de theoremes de logique propositionnelle par l'application de valeurs et de regles a des triplets engendres a l'aide d'une formule booleenne
US07/537,937 US5276897A (en) 1989-06-16 1990-06-14 System for determining propositional logic theorems by applying values and rules to triplets that are generated from boolean formula
JP2157416A JP3046611B2 (ja) 1989-06-16 1990-06-15 トートロジーチェック装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8902191A SE467076B (sv) 1989-06-16 1989-06-16 Saett och anordning foer teorembevisning

Publications (3)

Publication Number Publication Date
SE8902191D0 SE8902191D0 (sv) 1989-06-16
SE8902191L SE8902191L (sv) 1990-12-17
SE467076B true SE467076B (sv) 1992-05-18

Family

ID=20376307

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8902191A SE467076B (sv) 1989-06-16 1989-06-16 Saett och anordning foer teorembevisning

Country Status (6)

Country Link
US (1) US5276897A (fr)
EP (1) EP0403454B1 (fr)
JP (1) JP3046611B2 (fr)
CA (1) CA2018828C (fr)
DE (1) DE69020438T2 (fr)
SE (1) SE467076B (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5680518A (en) * 1994-08-26 1997-10-21 Hangartner; Ricky D. Probabilistic computing methods and apparatus
US5974462A (en) * 1997-03-28 1999-10-26 International Business Machines Corporation Method and apparatus for controlling the number of servers in a client/server system
US7216306B1 (en) 1999-03-24 2007-05-08 Zhe Li Checkpoint restart method using condensed partial results by determining boolean constant subsets
US6415430B1 (en) 1999-07-01 2002-07-02 Nec Usa, Inc. Method and apparatus for SAT solver architecture with very low synthesis and layout overhead
US6618841B1 (en) 2000-11-06 2003-09-09 Verplex Systems, Inc. Non-assignable signal support during formal verification of circuit designs
US7073143B1 (en) 2000-11-06 2006-07-04 Cadence Design Systems, Inc. Solving constraint satisfiability problem for circuit designs
US7653520B2 (en) * 2002-07-19 2010-01-26 Sri International Method for combining decision procedures with satisfiability solvers
US7120569B2 (en) * 2003-05-19 2006-10-10 Javier Armando Arroyo-Figueroa Sequential machine for solving boolean satisfiability (SAT) problems in linear time
US8001072B2 (en) * 2008-06-19 2011-08-16 Microsoft Corporation Determining satisfiability of a function with arbitrary domain constraints
US9685959B2 (en) 2014-09-12 2017-06-20 Ecole Polytechnique Federale De Lausanne (Epfl) Method for speeding up boolean satisfiability

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3043563A1 (de) * 1980-11-15 1982-06-24 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Verfahren zur auswertung boolescher ausdruecke
US4504236A (en) * 1981-06-11 1985-03-12 Shea Zellweger Devices for displaying or performing operations in a two-valued system
US4698751A (en) * 1984-07-13 1987-10-06 Ford Aerospace & Communications Corporation Systolic array for solving cyclic loop dependent algorithms
US4722071A (en) * 1985-04-19 1988-01-26 Pertron Controls, Corporation Compiler for evaluating Boolean expressions
JPS63229857A (ja) * 1987-03-19 1988-09-26 Sanyo Electric Co Ltd 静電破壊保護回路
DE3807813A1 (de) * 1988-03-10 1989-09-21 Thomae Gmbh Dr K Neue benzocycloheptenderivate, diese verbindungen enthaltende arzneimittel und verfahren zu deren herstellung
JPH01231166A (ja) * 1988-03-11 1989-09-14 Fujitsu Ltd 日本語文章処理方式

Also Published As

Publication number Publication date
CA2018828C (fr) 1998-05-05
JP3046611B2 (ja) 2000-05-29
EP0403454B1 (fr) 1995-06-28
US5276897A (en) 1994-01-04
EP0403454A1 (fr) 1990-12-19
JPH0329034A (ja) 1991-02-07
SE8902191D0 (sv) 1989-06-16
DE69020438D1 (de) 1995-08-03
SE8902191L (sv) 1990-12-17
DE69020438T2 (de) 1995-12-14
CA2018828A1 (fr) 1990-12-16

Similar Documents

Publication Publication Date Title
SE467076B (sv) Saett och anordning foer teorembevisning
DE69314824T2 (de) Neuronaler Prozessor mit verteilten synaptischen Zellen
CN108197014A (zh) 故障诊断方法、装置及计算机设备
CN116829968A (zh) 并联电池系统及预测并联电池系统的剩余充电时间的方法
US5666368A (en) System and method for testing the operation of registers in digital electronic systems
Chandran et al. Generating and characterizing the perfect elimination orderings of a chordal graph
US6424958B1 (en) Coding and storing method for fuzzy logic rules and circuit architecture for processing such rules
SE465393B (sv) Adressprocessor foer en signalprocessor
US20210341541A1 (en) Battery control device
WO2018011993A1 (fr) Procédé et dispositif de simulation
US20210288511A1 (en) Charge and discharge control method, battery-mounted device, management system, management method, management server, and non-transitory storage medium
JP7707374B1 (ja) ディーゼル複合燃焼機関のブラックスタートシステムおよび方法
CN114116370B (zh) 复杂电子系统运行健康状态监测点优选方法
DE102012213233B4 (de) Modellgestütztes Ermitteln des Ladezustandes einer wiederaufladbaren elektrischen Energiequelle
US20230373415A1 (en) Processing apparatus, processing system, and processing method
CN117419920B (zh) 基于f&k域增量学习的滚动轴承故障诊断方法及系统
US20130151773A1 (en) Determining availability of data elements in a storage system
KR20210004346A (ko) 뉴로모픽 장치 및 그 장치에서 수행되는 시그널링 방법
CN117669449B (zh) 灭磁电路确定方法、装置、计算机设备和存储介质
Siegel Minimum storage sorting networks
KR20210004349A (ko) 뉴로모픽 장치 및 그 장치에서 수행되는 가중치 갱신 방법
US20250335322A1 (en) Method for Fault Tolerant Implementation of a Mapping of at Least One Input Value to at Least One Output Value by a Processing Assembly having a Plurality of Processing Units and a Processing Assembly
Dantzig et al. Generalized Upper Bounded Techniques for Linear Programming-I
JPH0377167A (ja) 仮説選択装置
Zou Probability Forecasting of Lithium-ion Batteries Remaining Useful Life by Using the Additive Quantile Regression Model with Splines

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8902191-9

Format of ref document f/p: F

NUG Patent has lapsed