SE503914C2 - Dataöverföringssystem - Google Patents

Dataöverföringssystem

Info

Publication number
SE503914C2
SE503914C2 SE9500289A SE9500289A SE503914C2 SE 503914 C2 SE503914 C2 SE 503914C2 SE 9500289 A SE9500289 A SE 9500289A SE 9500289 A SE9500289 A SE 9500289A SE 503914 C2 SE503914 C2 SE 503914C2
Authority
SE
Sweden
Prior art keywords
data
clock
clock domain
receiving
elements
Prior art date
Application number
SE9500289A
Other languages
English (en)
Swedish (sv)
Other versions
SE9500289D0 (sv
SE9500289L (sv
Inventor
Carl-Erik Arvidsson
Martin Lindblom
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9500289A priority Critical patent/SE503914C2/sv
Publication of SE9500289D0 publication Critical patent/SE9500289D0/xx
Priority to DE69620583T priority patent/DE69620583T2/de
Priority to AU46371/96A priority patent/AU4637196A/en
Priority to US08/860,939 priority patent/US5892920A/en
Priority to PCT/SE1996/000049 priority patent/WO1996023252A1/en
Priority to EP96902030A priority patent/EP0806004B1/de
Publication of SE9500289L publication Critical patent/SE9500289L/
Publication of SE503914C2 publication Critical patent/SE503914C2/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/10—Indexing scheme relating to groups G06F5/10 - G06F5/14
    • G06F2205/106—Details of pointers, i.e. structure of the address generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Time-Division Multiplex Systems (AREA)
SE9500289A 1995-01-27 1995-01-27 Dataöverföringssystem SE503914C2 (sv)

Priority Applications (6)

Application Number Priority Date Filing Date Title
SE9500289A SE503914C2 (sv) 1995-01-27 1995-01-27 Dataöverföringssystem
DE69620583T DE69620583T2 (de) 1995-01-27 1996-01-19 Datenübertragungssystem mit einem datenpuffer, der eine baumstruktur von multiplexern aufweist
AU46371/96A AU4637196A (en) 1995-01-27 1996-01-19 Data transmission system
US08/860,939 US5892920A (en) 1995-01-27 1996-01-19 Data transmission system buffer with tree shaped multiplexer controlled by different sending and receiving clock speeds
PCT/SE1996/000049 WO1996023252A1 (en) 1995-01-27 1996-01-19 Data transmission system
EP96902030A EP0806004B1 (de) 1995-01-27 1996-01-19 Datenübertragungssystem mit einem datenpuffer, der eine baumstruktur von multiplexern aufweist

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9500289A SE503914C2 (sv) 1995-01-27 1995-01-27 Dataöverföringssystem

Publications (3)

Publication Number Publication Date
SE9500289D0 SE9500289D0 (sv) 1995-01-27
SE9500289L SE9500289L (sv) 1996-07-28
SE503914C2 true SE503914C2 (sv) 1996-09-30

Family

ID=20396982

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9500289A SE503914C2 (sv) 1995-01-27 1995-01-27 Dataöverföringssystem

Country Status (6)

Country Link
US (1) US5892920A (de)
EP (1) EP0806004B1 (de)
AU (1) AU4637196A (de)
DE (1) DE69620583T2 (de)
SE (1) SE503914C2 (de)
WO (1) WO1996023252A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7120236B1 (en) 1999-11-15 2006-10-10 Eric Schneider Mnemonic discovery and notification method, product, and apparatus
US6760746B1 (en) * 1999-09-01 2004-07-06 Eric Schneider Method, product, and apparatus for processing a data request
US6038229A (en) * 1997-12-19 2000-03-14 Gte Laboratories Incorporated Tree switching with fast reconfiguration
USRE43690E1 (en) 1999-03-22 2012-09-25 Esdr Network Solutions Llc Search engine request method, product, and apparatus
US9141717B2 (en) 1999-03-22 2015-09-22 Esdr Network Solutions Llc Methods, systems, products, and devices for processing DNS friendly identifiers
US6338082B1 (en) 1999-03-22 2002-01-08 Eric Schneider Method, product, and apparatus for requesting a network resource
US8037168B2 (en) 1999-07-15 2011-10-11 Esdr Network Solutions Llc Method, product, and apparatus for enhancing resolution services, registration services, and search services
US7188138B1 (en) 1999-03-22 2007-03-06 Eric Schneider Method, product, and apparatus for resource identifier registration and aftermarket services
USRE44207E1 (en) 1999-09-01 2013-05-07 Esdr Network Solutions Llc Network resource access method, product, and apparatus
US6628679B1 (en) * 1999-12-29 2003-09-30 Intel Corporation SERDES (serializer/deserializer) time domain multiplexing/demultiplexing technique
US6486704B1 (en) * 2001-06-19 2002-11-26 Texas Instruments Incorporated Programmable burst FIFO
US6996640B1 (en) 2001-08-07 2006-02-07 Adaptec, Inc. Method and system for asynchronously transferring data
US7565402B2 (en) 2002-01-05 2009-07-21 Eric Schneider Sitemap access method, product, and apparatus
US7084680B2 (en) * 2004-08-31 2006-08-01 Micron Technology, Inc. Method and apparatus for timing domain crossing
DE102006034414B4 (de) * 2006-07-25 2010-12-09 Nokia Siemens Networks Gmbh & Co.Kg Anordnung und Verfahren zur Dekodierung von digitalen Daten
DE102006048379B4 (de) * 2006-10-12 2008-11-06 Infineon Technologies Ag Verfahren zur Durchsatzsteuerung einer elektronischen Schaltung sowie entsprechende Durchsatzsteuerung und zugehörige Halbleiterschaltung
CN114756197B (zh) * 2022-03-21 2024-11-08 成都登临科技有限公司 用于在不同时钟域的分块间实现异步fifo的系统及方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2416596A1 (fr) * 1978-02-07 1979-08-31 Telecommunications Sa Systeme de transmission numerique multipoint a division du temps
JPS5833334A (ja) * 1981-08-21 1983-02-26 Hitachi Ltd 時分割多重化装置
US4569034A (en) * 1982-07-19 1986-02-04 International Business Machines Corporation Method and apparatus which allows the working storage to be reconfigured according to demands for processing data input
FR2552916B1 (fr) * 1983-09-29 1988-06-10 Thomas Alain File d'attente asynchrone a empilement de registres
US4803654A (en) * 1985-06-20 1989-02-07 General Datacomm Industries, Inc. Circular first-in, first out buffer system for generating input and output addresses for read/write memory independently
EP0206743A3 (de) * 1985-06-20 1990-04-25 Texas Instruments Incorporated Asynchroner FIFO-Puffer mit Null-Durchfallzeit und eindeutiger Leer/Voll-Angabe
US5084837A (en) * 1988-01-22 1992-01-28 Sharp Kabushiki Kaisha Fifo buffer with folded data transmission path permitting selective bypass of storage
EP0394599B1 (de) * 1989-04-28 1994-07-20 International Business Machines Corporation Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten
US5243599A (en) * 1991-06-05 1993-09-07 International Business Machines Corporation Tree-type multiplexers and methods for configuring the same
US5319597A (en) * 1992-06-02 1994-06-07 Texas Instruments Incorporated FIFO memory and line buffer

Also Published As

Publication number Publication date
EP0806004A1 (de) 1997-11-12
DE69620583T2 (de) 2002-10-17
EP0806004B1 (de) 2002-04-10
US5892920A (en) 1999-04-06
AU4637196A (en) 1996-08-14
WO1996023252A1 (en) 1996-08-01
DE69620583D1 (de) 2002-05-16
SE9500289D0 (sv) 1995-01-27
SE9500289L (sv) 1996-07-28

Similar Documents

Publication Publication Date Title
US5892920A (en) Data transmission system buffer with tree shaped multiplexer controlled by different sending and receiving clock speeds
US5598113A (en) Fully asynchronous interface with programmable metastability settling time synchronizer
US5258752A (en) Broad band digital exchange
US5602845A (en) Method of generating a random element as well as a method for traffic mixing, random element generator and system component therewith
US4218756A (en) Control circuit for modifying contents of packet switch random access memory
US20080218207A1 (en) Synchronous first-in/first-out block memory for a field programmable gate array
SE437581B (sv) Databuffertminne
US5384744A (en) Look ahead flag for FIFO
KR880009520A (ko) 디지탈 데이타 메모리 시스템
EP0579595A1 (de) Taktzitter-Korrektur schaltungenzur Regenerierung von Taktsignalen mit Zittern
US4815039A (en) Fast real-time arbiter
US6240031B1 (en) Memory architecture
JPH04301290A (ja) 先入れ先出しメモリ回路
JPH06131154A (ja) シーケンシャル・メモリ及び該シーケンシャル・メモリとデータを入出力する方法
US6400642B1 (en) Memory architecture
SE515563C2 (sv) Dataöverföringssystem
US6208648B1 (en) Network element and input/output device for a synchronous transmission system
US3753241A (en) Shift register having internal buffer
US4423493A (en) Elastic memory with arrangement for reducing phase fluctuations in the output clock pulse
US20020026568A1 (en) Serial data mapping apparatus for synchronous digital hierarchy
RU2178584C1 (ru) Модуль коммуникационной сети, предназначенный для передачи сообщений, обмена сообщениями и организации вещательных режимов обмена сообщениями
US6831920B1 (en) Memory vacancy management apparatus and line interface unit
CN1328668C (zh) 弹性缓冲器的初始装置及其方法
RU2084950C1 (ru) Устройство для модификации адреса в цифровой сети
SU1183957A1 (ru) Устройство сортировки данных

Legal Events

Date Code Title Description
NUG Patent has lapsed