SE521697C2 - Anordningar och förfarande för behandling av data i en logisk rörledning - Google Patents

Anordningar och förfarande för behandling av data i en logisk rörledning

Info

Publication number
SE521697C2
SE521697C2 SE0100221A SE0100221A SE521697C2 SE 521697 C2 SE521697 C2 SE 521697C2 SE 0100221 A SE0100221 A SE 0100221A SE 0100221 A SE0100221 A SE 0100221A SE 521697 C2 SE521697 C2 SE 521697C2
Authority
SE
Sweden
Prior art keywords
block
instruction
processing
argument
logic
Prior art date
Application number
SE0100221A
Other languages
English (en)
Swedish (sv)
Other versions
SE0100221D0 (sv
SE0100221L (sv
Inventor
Paer Westlund
Peter Holm
Joachim Roos
Thomas Stroemqvist
Lars-Olof Svensson
Original Assignee
Xelerated Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xelerated Ab filed Critical Xelerated Ab
Priority to SE0100221A priority Critical patent/SE521697C2/sv
Publication of SE0100221D0 publication Critical patent/SE0100221D0/xx
Priority to EP01941347A priority patent/EP1360602B1/de
Priority to CNB018222854A priority patent/CN100492341C/zh
Priority to ES01941347T priority patent/ES2339920T3/es
Priority to PCT/SE2001/001134 priority patent/WO2002059767A1/en
Priority to US10/470,096 priority patent/US7010673B2/en
Priority to AT01941347T priority patent/ATE463012T1/de
Priority to DE60141713T priority patent/DE60141713D1/de
Publication of SE0100221L publication Critical patent/SE0100221L/xx
Publication of SE521697C2 publication Critical patent/SE521697C2/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
  • Image Processing (AREA)
SE0100221A 2001-01-25 2001-01-25 Anordningar och förfarande för behandling av data i en logisk rörledning SE521697C2 (sv)

Priority Applications (8)

Application Number Priority Date Filing Date Title
SE0100221A SE521697C2 (sv) 2001-01-25 2001-01-25 Anordningar och förfarande för behandling av data i en logisk rörledning
EP01941347A EP1360602B1 (de) 2001-01-25 2001-05-21 Vorrichtung und verfahren zur verarbeitung von pipeline-daten
CNB018222854A CN100492341C (zh) 2001-01-25 2001-05-21 用于处理流水线化数据的设备和方法
ES01941347T ES2339920T3 (es) 2001-01-25 2001-05-21 Aparato y metodo para procesar datos encauzados.
PCT/SE2001/001134 WO2002059767A1 (en) 2001-01-25 2001-05-21 Apparatus and method for processing pipelined data
US10/470,096 US7010673B2 (en) 2001-01-25 2001-05-21 Apparatus and method for processing pipelined data
AT01941347T ATE463012T1 (de) 2001-01-25 2001-05-21 Vorrichtung und verfahren zur verarbeitung von pipeline-daten
DE60141713T DE60141713D1 (de) 2001-01-25 2001-05-21 Vorrichtung und verfahren zur verarbeitung von pipeline-daten

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0100221A SE521697C2 (sv) 2001-01-25 2001-01-25 Anordningar och förfarande för behandling av data i en logisk rörledning

Publications (3)

Publication Number Publication Date
SE0100221D0 SE0100221D0 (sv) 2001-01-25
SE0100221L SE0100221L (sv) 2002-07-26
SE521697C2 true SE521697C2 (sv) 2003-11-25

Family

ID=20282730

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0100221A SE521697C2 (sv) 2001-01-25 2001-01-25 Anordningar och förfarande för behandling av data i en logisk rörledning

Country Status (8)

Country Link
US (1) US7010673B2 (de)
EP (1) EP1360602B1 (de)
CN (1) CN100492341C (de)
AT (1) ATE463012T1 (de)
DE (1) DE60141713D1 (de)
ES (1) ES2339920T3 (de)
SE (1) SE521697C2 (de)
WO (1) WO2002059767A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE525183C2 (sv) 2002-04-04 2004-12-21 Xelerated Ab Förfarande och medel för behandling med pipelining av datapaket
US20070070077A1 (en) * 2005-09-26 2007-03-29 Silicon Integrated Systems Corp. Instruction removing mechanism and method using the same
US8179896B2 (en) * 2006-11-09 2012-05-15 Justin Mark Sobaje Network processors and pipeline optimization methods
CN102364432B (zh) * 2011-10-25 2013-12-18 中国科学院苏州纳米技术与纳米仿生研究所 使用双程序计数器计算待处理指令地址的系统
CN106325248B (zh) * 2016-09-06 2018-12-07 凌云光技术集团有限责任公司 一种视觉检测流水线调控方法及系统

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5261063A (en) * 1990-12-07 1993-11-09 Ibm Corp. Pipeline apparatus having pipeline mode eecuting instructions from plural programs and parallel mode executing instructions from one of the plural programs
US5509123A (en) 1994-03-22 1996-04-16 Cabletron Systems, Inc. Distributed autonomous object architectures for network layer routing
US5524258A (en) * 1994-06-29 1996-06-04 General Electric Company Real-time processing of packetized time-sampled signals employing a systolic array
US5566170A (en) 1994-12-29 1996-10-15 Storage Technology Corporation Method and apparatus for accelerated packet forwarding
US5666487A (en) * 1995-06-28 1997-09-09 Bell Atlantic Network Services, Inc. Network providing signals of different formats to a user by multplexing compressed broadband data with data of a different format into MPEG encoded data stream
JPH09106389A (ja) * 1995-10-12 1997-04-22 Sony Corp 信号処理装置
IT1288076B1 (it) * 1996-05-30 1998-09-10 Antonio Esposito Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati
US6252610B1 (en) * 1998-05-29 2001-06-26 Silicon Graphics, Inc. Method and apparatus for efficiently switching state in a graphics pipeline
US6393026B1 (en) * 1998-09-17 2002-05-21 Nortel Networks Limited Data packet processing system and method for a router
KR100352981B1 (ko) * 1999-05-21 2002-09-18 유혁 엠펙-1 데이터 전송 장치 및 그 방법
US6836808B2 (en) * 2002-02-25 2004-12-28 International Business Machines Corporation Pipelined packet processing

Also Published As

Publication number Publication date
WO2002059767A1 (en) 2002-08-01
CN1494692A (zh) 2004-05-05
SE0100221D0 (sv) 2001-01-25
ATE463012T1 (de) 2010-04-15
US20040133673A1 (en) 2004-07-08
CN100492341C (zh) 2009-05-27
DE60141713D1 (de) 2010-05-12
EP1360602A1 (de) 2003-11-12
SE0100221L (sv) 2002-07-26
US7010673B2 (en) 2006-03-07
EP1360602B1 (de) 2010-03-31
ES2339920T3 (es) 2010-05-27

Similar Documents

Publication Publication Date Title
CN1794236B (zh) 高效的基于cam在分组有效载荷中进行串搜索的技术
US11258726B2 (en) Low latency packet switch architecture
US10785151B2 (en) Packet processing match and action pipeline structure with dependency calculation removing false dependencies
US7023797B2 (en) Flexible aggregation of output links
US7756144B2 (en) Reduction processing method for parallel computer, and parallel computer
US7069372B1 (en) Processor having systolic array pipeline for processing data packets
US20140013081A1 (en) Efficiently implementing a plurality of finite state machines
US10757028B1 (en) Configurable forwarding element deparser
US20040059443A1 (en) Method and apparatus for efficient implementation and evaluation of state machines and programmable finite state automata
US20060117126A1 (en) Processing unit for efficiently determining a packet's destination in a packet-switched network
CN103368853A (zh) 网络分组的simd处理
US20140036921A1 (en) Systems and Methods for Deep Packet Inspection with a Virtual Machine
US9083641B2 (en) Method and apparatus for improving packet processing performance using multiple contexts
US10936283B2 (en) Buffer size optimization in a hierarchical structure
CN1781293A (zh) 用于修改从源传输到目的地的数据的系统和方法
Boughton Arctic routing chip
SE521697C2 (sv) Anordningar och förfarande för behandling av data i en logisk rörledning
US6717951B2 (en) Method and apparatus for determining priority of network packets
KR102402253B1 (ko) 멀티코어 뉴로모픽 장치 및 그 장치에서 수행되는 글로벌 라우팅 방법
US10838659B2 (en) Controlling write access to a memory structure based on write request priority
US9875045B2 (en) Regular expression matching with back-references using backtracking
US20050039184A1 (en) Assigning a process to a processor for execution
CN115904488A (zh) 数据传输方法、系统、装置及设备
KR20210004349A (ko) 뉴로모픽 장치 및 그 장치에서 수행되는 가중치 갱신 방법
KR20210004346A (ko) 뉴로모픽 장치 및 그 장치에서 수행되는 시그널링 방법