SG131025A1 - Integrated circuit including silicon wafer with annealed glass paste - Google Patents

Integrated circuit including silicon wafer with annealed glass paste

Info

Publication number
SG131025A1
SG131025A1 SG200605916-6A SG2006059166A SG131025A1 SG 131025 A1 SG131025 A1 SG 131025A1 SG 2006059166 A SG2006059166 A SG 2006059166A SG 131025 A1 SG131025 A1 SG 131025A1
Authority
SG
Singapore
Prior art keywords
integrated circuit
glass paste
silicon wafer
circuit including
layer
Prior art date
Application number
SG200605916-6A
Other languages
English (en)
Inventor
Sehat Sutardja
Original Assignee
Marvell World Trade Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/328,979 external-priority patent/US20060113639A1/en
Priority claimed from US11/487,077 external-priority patent/US7253495B2/en
Application filed by Marvell World Trade Ltd filed Critical Marvell World Trade Ltd
Publication of SG131025A1 publication Critical patent/SG131025A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/124—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed the encapsulations having cavities other than that occupied by chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/121—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by multiple encapsulations, e.g. by a thin protective coating and a thick encapsulation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/40—Encapsulations, e.g. protective coatings characterised by their materials
    • H10W74/43—Encapsulations, e.g. protective coatings characterised by their materials comprising oxides, nitrides or carbides, e.g. ceramics or glasses
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Die Bonding (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Semiconductor Integrated Circuits (AREA)
SG200605916-6A 2005-09-06 2006-08-31 Integrated circuit including silicon wafer with annealed glass paste SG131025A1 (en)

Applications Claiming Priority (9)

Application Number Priority Date Filing Date Title
US71445405P 2005-09-06 2005-09-06
US73056805P 2005-10-27 2005-10-27
US75682806P 2006-01-06 2006-01-06
US11/328,979 US20060113639A1 (en) 2002-10-15 2006-01-10 Integrated circuit including silicon wafer with annealed glass paste
US11/487,077 US7253495B2 (en) 2002-10-15 2006-07-14 Integrated circuit package with air gap
US11/486,898 US7812683B2 (en) 2002-10-15 2006-07-14 Integrated circuit package with glass layer and oscillator
US11/486,557 US20060267194A1 (en) 2002-10-15 2006-07-14 Integrated circuit package with air gap
US11/486,945 US7301408B2 (en) 2002-10-15 2006-07-14 Integrated circuit with low dielectric loss packaging material
US11/486,944 US20060262623A1 (en) 2002-10-15 2006-07-14 Phase locked loop with temperature compensation

Publications (1)

Publication Number Publication Date
SG131025A1 true SG131025A1 (en) 2007-04-26

Family

ID=37103167

Family Applications (3)

Application Number Title Priority Date Filing Date
SG200605916-6A SG131025A1 (en) 2005-09-06 2006-08-31 Integrated circuit including silicon wafer with annealed glass paste
SG200605918-2A SG131026A1 (en) 2005-09-06 2006-08-31 Integrated circuit including silicon wafer with annealed glass paste
SG200605915-8A SG131024A1 (en) 2005-09-06 2006-08-31 Integrated circuit including silcon wafer with annealed glass paste

Family Applications After (2)

Application Number Title Priority Date Filing Date
SG200605918-2A SG131026A1 (en) 2005-09-06 2006-08-31 Integrated circuit including silicon wafer with annealed glass paste
SG200605915-8A SG131024A1 (en) 2005-09-06 2006-08-31 Integrated circuit including silcon wafer with annealed glass paste

Country Status (2)

Country Link
EP (1) EP1760780A3 (de)
SG (3) SG131025A1 (de)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4835778A (de) * 1971-09-09 1973-05-26
JPH06314756A (ja) * 1993-04-27 1994-11-08 Sony Corp 半導体製造方法
US6323550B1 (en) * 1995-06-06 2001-11-27 Analog Devices, Inc. Package for sealing an integrated circuit die
JP2001227902A (ja) * 2000-02-16 2001-08-24 Mitsubishi Electric Corp 半導体装置
US20020180032A1 (en) * 2001-05-29 2002-12-05 Agere Systems Inc. Package for reducing cross-talk between devices on a device substrate and a method of manufacture therefor
SG99386A1 (en) * 2002-01-29 2003-10-27 Sensfab Pte Ltd Method of manufacturing an accelerometer
JP2005109221A (ja) * 2003-09-30 2005-04-21 Toshiba Corp ウェーハレベルパッケージ及びその製造方法

Also Published As

Publication number Publication date
EP1760780A3 (de) 2013-05-15
SG131024A1 (en) 2007-04-26
SG131026A1 (en) 2007-04-26
EP1760780A2 (de) 2007-03-07

Similar Documents

Publication Publication Date Title
TW200802789A (en) Stackable molded packages and methods of making the same
TWI266393B (en) Substrate based unmolded package
TW200520125A (en) Semiconductor device package utilizing proud interconnect material
TW200514212A (en) Method and apparatus for packaging integrated circuit devices
TW200715514A (en) Semiconductor chip, display panel using the same, and methods of manufacturing semiconductor chip and display panel using the same
TW200503209A (en) Semiconductor package
WO2003069695A3 (en) Multilayer package for a semiconductor device
WO2009002478A3 (en) Integrated antenna and chip package and method of manufacturing thereof
WO2008042932A3 (en) Interdigitated leadfingers
TW200705519A (en) Semiconductor package without chip carrier and fabrication method thereof
GB2483180B (en) Integrated circuit package having security feature and method of manufacturing same
ATE377843T1 (de) Multichip-schaltungsmodul und verfahren zur herstellung hierzu
EP2389686A4 (de) Ic-paket mit auf einer zwischenschicht abgelagerten kondensatoren
TW200627562A (en) Chip electrical connection structure and fabrication method thereof
MY146344A (en) Method of manufacturing a semiconductor component with a low cost leadframe using a non-metallic base structure
WO2007109486A3 (en) Carrierless chip package for integrated circuit devices, and methods of making same
TW200733277A (en) Clipless and wireless semiconductor die package and method for making the same
WO2008008581A3 (en) An electronics package with an integrated circuit device having post wafer fabrication integrated passive components
TW200731438A (en) Flip chip MLP with conductive ink
TWI256146B (en) Sensor semiconductor device and fabrication method thereof
TW200711544A (en) Flexible circuit substrate and method of manufacturing the same
TW200620585A (en) Semiconductor package structure and method for fabricating the same
TW200711104A (en) Integrated circuit including silicon wafer with annealed glass paste
TW200611349A (en) Semiconductor package and fabrication method thereof
SG131025A1 (en) Integrated circuit including silicon wafer with annealed glass paste