SG23095G - Input buffer circuit for receiving multiple level input voltages - Google Patents

Input buffer circuit for receiving multiple level input voltages

Info

Publication number
SG23095G
SG23095G SG23095A SG23095A SG23095G SG 23095 G SG23095 G SG 23095G SG 23095 A SG23095 A SG 23095A SG 23095 A SG23095 A SG 23095A SG 23095 G SG23095 G SG 23095G
Authority
SG
Singapore
Prior art keywords
buffer circuit
receiving multiple
multiple level
input
input buffer
Prior art date
Application number
SG23095A
Other languages
English (en)
Inventor
Michael Smith
Roger A Whatley
Andrew S Olesin
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to SG23095A priority Critical patent/SG23095G/en
Publication of SG23095G publication Critical patent/SG23095G/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/017509—Interface arrangements
    • H03K19/017518—Interface arrangements using a combination of bipolar and field effect transistors [BIFET]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
SG23095A 1983-11-10 1995-02-11 Input buffer circuit for receiving multiple level input voltages SG23095G (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SG23095A SG23095G (en) 1983-11-10 1995-02-11 Input buffer circuit for receiving multiple level input voltages

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/550,671 US4504747A (en) 1983-11-10 1983-11-10 Input buffer circuit for receiving multiple level input voltages
SG23095A SG23095G (en) 1983-11-10 1995-02-11 Input buffer circuit for receiving multiple level input voltages

Publications (1)

Publication Number Publication Date
SG23095G true SG23095G (en) 1995-08-18

Family

ID=24198135

Family Applications (1)

Application Number Title Priority Date Filing Date
SG23095A SG23095G (en) 1983-11-10 1995-02-11 Input buffer circuit for receiving multiple level input voltages

Country Status (9)

Country Link
US (1) US4504747A (fr)
EP (1) EP0164360B1 (fr)
JP (1) JPS61500398A (fr)
KR (1) KR850700193A (fr)
CA (1) CA1201491A (fr)
DE (1) DE3485540D1 (fr)
HK (1) HK85495A (fr)
SG (1) SG23095G (fr)
WO (1) WO1985002308A1 (fr)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6052112A (ja) * 1983-08-31 1985-03-25 Toshiba Corp 論理回路
US4558237A (en) * 1984-03-30 1985-12-10 Honeywell Inc. Logic families interface circuit and having a CMOS latch for controlling hysteresis
US4593212A (en) * 1984-12-28 1986-06-03 Motorola, Inc. TTL to CMOS input buffer
US4626831A (en) * 1985-04-19 1986-12-02 Westinghouse Electric Corp. Analog signal processing circuit
US4820937A (en) * 1985-09-19 1989-04-11 Xilinx, Incorporated TTL/CMOS compatible input buffer
US4737735A (en) * 1986-07-25 1988-04-12 Kampes Donald P Phantom powered amplifier
US4783607A (en) * 1986-11-05 1988-11-08 Xilinx, Inc. TTL/CMOS compatible input buffer with Schmitt trigger
US4794283A (en) * 1987-05-26 1988-12-27 Motorola, Inc. Edge sensitive level translating and rereferencing CMOS circuitry
US4833350A (en) * 1988-04-29 1989-05-23 Tektronix, Inc. Bipolar-CMOS digital interface circuit
US4982120A (en) * 1989-07-03 1991-01-01 Dell Corporate Services Corporation Power supply decoupling mechanism for integrated circuits
JP2545146B2 (ja) * 1990-01-25 1996-10-16 富士通株式会社 レベル変換回路
US5493232A (en) * 1992-03-11 1996-02-20 Vlsi Technology, Inc. Disturbance immune output buffer with switch and hold stages
US5426376A (en) * 1993-04-23 1995-06-20 Vlsi Technology, Inc. Noise isolated I/O buffer that uses two separate power supplies
GB2280320B (en) * 1993-07-20 1998-04-01 Marconi Gec Ltd Voltage level conversion
US5440248A (en) * 1994-01-31 1995-08-08 Texas Instruments Incorporated Power-saver differential input buffer
US5675774A (en) * 1995-05-24 1997-10-07 International Business Machines Corporation Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical "1 or 0".
JPH08330939A (ja) * 1995-06-05 1996-12-13 Toshiba Microelectron Corp レベルシフタ回路
US5781026A (en) * 1996-03-28 1998-07-14 Industrial Technology Research Institute CMOS level shifter with steady-state and transient drivers
JP3612634B2 (ja) * 1996-07-09 2005-01-19 富士通株式会社 高速クロック信号に対応した入力バッファ回路、集積回路装置、半導体記憶装置、及び集積回路システム
US5973508A (en) * 1997-05-21 1999-10-26 International Business Machines Corp. Voltage translation circuit for mixed voltage applications
US6169420B1 (en) 1998-08-10 2001-01-02 Motorola Inc. Output buffer
US6147540A (en) * 1998-08-31 2000-11-14 Motorola Inc. High voltage input buffer made by a low voltage process and having a self-adjusting trigger point
KR100287888B1 (ko) * 1999-01-12 2001-04-16 김영환 레벨 시프터 회로
US6963225B2 (en) * 2001-01-22 2005-11-08 Texas Instruments Incorporated Quad state logic design methods, circuits, and systems
TWI256771B (en) * 2002-03-27 2006-06-11 Ind Tech Res Inst Capacitance coupling acceleration device
DE10246083B3 (de) * 2002-09-27 2004-03-04 Alpha Microelectronics Gmbh Schaltungsanordnung zur Überbrückung hoher Spannungen mit einem Schaltsignal
US7564263B2 (en) * 2005-04-21 2009-07-21 Supertex, Inc. High-speed logic signal level shifter
US7480191B2 (en) * 2005-09-21 2009-01-20 Supertex, Inc. High speed logic level shifter
US8030983B2 (en) 2009-06-15 2011-10-04 Freescale Semiconductor, Inc. Common mode tracking receiver
CN102401850B (zh) * 2010-09-08 2014-07-16 晨星软件研发(深圳)有限公司 多态信号指示器
US9270273B2 (en) 2011-10-28 2016-02-23 Texas Instruments Incorporated Level shifter
US9594390B2 (en) * 2014-11-26 2017-03-14 Taiwan Semiconductor Manufacturing Company Limited Voltage reference circuit
US9473116B1 (en) * 2015-04-15 2016-10-18 Balanstring Technology, Llc Low-cost, capacitive-coupled level shifter scalable for high-voltage applications
US9492144B1 (en) * 2015-12-02 2016-11-15 Butterfly Network, Inc. Multi-level pulser and related apparatus and methods
US10187020B2 (en) 2015-12-02 2019-01-22 Butterfly Network, Inc. Trans-impedance amplifier for ultrasound device and related apparatus and methods
US9906223B1 (en) 2016-09-28 2018-02-27 Nxp Usa, Inc. Small signal input buffer
CN106505989A (zh) * 2016-12-26 2017-03-15 四川中科智慧智能系统有限公司 一种用于io口的电平翻转电路

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4080539A (en) * 1976-11-10 1978-03-21 Rca Corporation Level shift circuit
US4321491A (en) * 1979-06-06 1982-03-23 Rca Corporation Level shift circuit
US4408135A (en) * 1979-12-26 1983-10-04 Tokyo Shibaura Denki Kabushiki Kaisha Multi-level signal generating circuit
US4357548A (en) * 1980-05-30 1982-11-02 Rca Corporation Circuit arrangement using emitter coupled logic and integrated injection logic
US4438352A (en) * 1980-06-02 1984-03-20 Xerox Corporation TTL Compatible CMOS input buffer
US4464587A (en) * 1980-10-14 1984-08-07 Tokyo Shibaura Denki Kabushiki Kaisha Complementary IGFET Schmitt trigger logic circuit having a variable bias voltage logic gate section
US4463273A (en) * 1981-10-26 1984-07-31 Rca Corporation Electronic circuits and structures employing enhancement and depletion type IGFETs
EP0082208B1 (fr) * 1981-12-17 1985-11-21 Deutsche ITT Industries GmbH Circuit de commutation intégré du type CMOS
US4446390A (en) * 1981-12-28 1984-05-01 Motorola, Inc. Low leakage CMOS analog switch circuit
US4450371A (en) * 1982-03-18 1984-05-22 Rca Corporation Speed up circuit
US4472647A (en) * 1982-08-20 1984-09-18 Motorola, Inc. Circuit for interfacing with both TTL and CMOS voltage levels

Also Published As

Publication number Publication date
KR850700193A (ko) 1985-10-25
JPS61500398A (ja) 1986-03-06
EP0164360A1 (fr) 1985-12-18
CA1201491A (fr) 1986-03-04
EP0164360A4 (fr) 1987-04-29
DE3485540D1 (de) 1992-04-09
WO1985002308A1 (fr) 1985-05-23
US4504747A (en) 1985-03-12
EP0164360B1 (fr) 1992-03-04
HK85495A (en) 1995-06-09

Similar Documents

Publication Publication Date Title
SG23095G (en) Input buffer circuit for receiving multiple level input voltages
DE3468762D1 (en) Information input arrangement
EP0121217A3 (en) Output buffer circuit
IE821970L (en) Buffer circuit
DE3373963D1 (en) Input buffer circuit
GB8402441D0 (en) Input device
EP0141681A3 (en) Test input multiplexing circuit
GB8300933D0 (en) Input
GB8411125D0 (en) Latching circuits
DE3379759D1 (en) Buffer circuits
DE3170954D1 (en) Semiconductor buffer circuit
GB8526958D0 (en) Buffer circuit
DE3376514D1 (en) Buffer circuit with boot-strap circuit
GB8509593D0 (en) Input circuit
DE3268738D1 (en) Buffer circuit
DE3377963D1 (en) Signal input circuit
DE3465563D1 (en) Gamma compensating circuit
GB2175165B (en) Input level shifting circuit
GB8325130D0 (en) Multiple input port circuit
GB8413786D0 (en) Buffer circuits
GB2140211B (en) Input elements
GB8711208D0 (en) Input buffer circuit arrangement
GB8324713D0 (en) Circuits
GB8411875D0 (en) Circuits
GB8432621D0 (en) Circuit arrangement for strobscopes