SU1753614A2 - Device for cyclic synchronization of block codes - Google Patents

Device for cyclic synchronization of block codes Download PDF

Info

Publication number
SU1753614A2
SU1753614A2 SU904848939A SU4848939A SU1753614A2 SU 1753614 A2 SU1753614 A2 SU 1753614A2 SU 904848939 A SU904848939 A SU 904848939A SU 4848939 A SU4848939 A SU 4848939A SU 1753614 A2 SU1753614 A2 SU 1753614A2
Authority
SU
USSR - Soviet Union
Prior art keywords
cyclic synchronization
block codes
additional
output
distributor
Prior art date
Application number
SU904848939A
Other languages
Russian (ru)
Inventor
Владимир Юрьевич Васильев
Борис Моисеевич Певзнер
Виктор Михайлович Смирнов
Валерий Яковлевич Сорин
Роман Иванович Шутин
Original Assignee
Ленинградский Институт Авиационного Приборостроения
Всесоюзный научно-исследовательский институт телевидения
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ленинградский Институт Авиационного Приборостроения, Всесоюзный научно-исследовательский институт телевидения filed Critical Ленинградский Институт Авиационного Приборостроения
Priority to SU904848939A priority Critical patent/SU1753614A2/en
Application granted granted Critical
Publication of SU1753614A2 publication Critical patent/SU1753614A2/en

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Description

4вхоЭ4WhoE

10ten

////

/3/ 3

i ii i

|8ыхоЭ| 8хёЭ

-4-four

1хоЭ 3 вхоЭ -1khoE 3 vkhoE -

II

ФF

иг ВVG

4доп 1хоЭ PF4year 1hoE PF

пP

Эоп tux Eop tux

Фиг. 3FIG. 3

геge

RORO

QJQJ

S2S2

Claims (1)

Форм'ула изобретенийForm'ula of Inventions Устройство цикловой синхронизации блочных кодов по авт.св. № 1688434, отличающееся тем, что, с целью уменьшения времени установления цикловой синхронизации, введен блок выбора шага коррекции распределителя, при этом дополнительный, выход анализатора кодовых комбинаций соединен с первым дополнительным входом блока управления, к двум другим дополнительным входам которого подключены соответствующие выходы блока выбора шага коррекции распределителя, к входам которого подключены соответственно выход элемента ИЛИ-НЕ и дополнительный выход блока управления. .A device for cyclic synchronization of block codes by auth. No. 1688434, characterized in that, in order to reduce the time to establish cyclic synchronization, a block for selecting the distributor correction step is introduced, while the additional output of the code combination analyzer is connected to the first additional input of the control unit, to the other two additional inputs of which the corresponding outputs of the selection unit are connected the correction step of the distributor, to the inputs of which the output of the OR-NOT element and the additional output of the control unit are respectively connected. .
SU904848939A 1990-07-09 1990-07-09 Device for cyclic synchronization of block codes SU1753614A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU904848939A SU1753614A2 (en) 1990-07-09 1990-07-09 Device for cyclic synchronization of block codes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU904848939A SU1753614A2 (en) 1990-07-09 1990-07-09 Device for cyclic synchronization of block codes

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
SU1688434 Addition

Publications (1)

Publication Number Publication Date
SU1753614A2 true SU1753614A2 (en) 1992-08-07

Family

ID=21526302

Family Applications (1)

Application Number Title Priority Date Filing Date
SU904848939A SU1753614A2 (en) 1990-07-09 1990-07-09 Device for cyclic synchronization of block codes

Country Status (1)

Country Link
SU (1) SU1753614A2 (en)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Авторское свидетелыг. во СССР № 1688434, кл. Н 04 L7/00, 1989. *

Similar Documents

Publication Publication Date Title
FR2685601B1 (en) TRANSDUCER WITH COMBINED TENSION AND BENDING, CONTROLLED BY VARIABLE RELUCTANCE.
DE69200447D1 (en) GENERATION OF RUSSES.
CA2012249A1 (en) Method for configuring an input/output module coupled to a programmable logic controller
TW278152B (en) A design method of clock generating circuit and pll circuit and semi-conductor device combined with clock generating circuit
SU1753614A2 (en) Device for cyclic synchronization of block codes
DE68915351D1 (en) Output circuit.
DE69108893D1 (en) CIRCUIT ARRANGEMENT WITH A MONOSTABLY WORKING AUXILIARY SWITCH COUPLED TO A MAIN SWITCH.
EP0332712A4 (en) Method of correcting contour profile
NO831711L (en) ANY SEQUENCE GENERATOR
DE69025618D1 (en) INPUT / OUTPUT MODULE WITH INPUT / OUTPUT COMBINATION POINT
EP0358299A3 (en) Oscillator with reduced harmonics
RU1800457C (en) Three-channel majority-redundant device
JPS5388556A (en) Oscillator circuit
WO2001048541A3 (en) Endless polarization stabilizer
SU642732A1 (en) Optoelectronic function generator
JPS6439584A (en) Fully electronic timepiece with calendar
FR2682742B1 (en) VITRO-CERAMIC HOB, GAS HEATED.
ATE40774T1 (en) ADJUSTABLE DELAY TIME EQ WITH PARABOLA-LIKE DEVELOPMENT OF THE GROUP DELAY TIME.
SU1466614A1 (en) MULTIPLEXOR-DEMULTIPLEXOR
JPS51118901A (en) Preset station selector
JPS6459221A (en) Light-light conversion device
JPS5616373A (en) Picture transmitting device
JPS6441364A (en) Digital signal generator
DE3889669D1 (en) TWO LEVEL OUTPUT CIRCUIT.
JPS5420649A (en) Digital-to-analog converter circuit