|
Reynolds et al.
|
|
Fault detection capabilities of alternating logic |
|
Zeng et al.
|
|
Finite state machine synthesis with concurrent error detection |
|
EP0006328B2
(en)
|
|
System using integrated circuit chips with provision for error detection
|
|
Agrawal et al.
|
|
Combinational ATPG theorems for identifying untestable faults in sequential circuits |
|
US5422891A
(en)
|
|
Robust delay fault built-in self-testing method and apparatus
|
|
US3567916A
(en)
|
|
Apparatus for parity checking a binary register
|
|
US4342112A
(en)
|
|
Error checking circuit
|
|
SU357563A1
(2)
|
|
|
|
Usas
|
|
A totally self-checking checker design for the detection of errors in periodic signals |
|
CN108107867B
(zh)
|
|
一种复用系统逻辑的存储器自测试控制器实现方法及装置
|
|
Chen et al.
|
|
Conditions for resolving observability problems in distributed testing |
|
EP0151694B1
(en)
|
|
Logic circuit with built-in self-test function
|
|
Bose et al.
|
|
Logic systems for path delay test generation |
|
Metra et al.
|
|
Embedded two-rail checkers with on-line testing ability |
|
JPS60239836A
(ja)
|
|
論理回路の故障診断方式
|
|
US3056108A
(en)
|
|
Error check circuit
|
|
Ke et al.
|
|
Synthesis of delay-verifiable two-level circuits |
|
CN114167264A
(zh)
|
|
一种核辐射环境下用于检测数字电路保持时间违例的装置
|
|
Metra et al.
|
|
On-line testing of transient faults affecting functional blocks of FCMOS, domino and FPGA-implemented self-checking circuits |
|
Sims Jr et al.
|
|
Design criteria for autosynchronous circuits |
|
Ichihara et al.
|
|
On acceleration of logic circuits optimization using implication relations |
|
CN119249982A
(zh)
|
|
一种基于冗余的硬件失效时分复用检测电路和检测方法
|
|
Sivaramakrishnan et al.
|
|
Parallel test pattern generation using Boolean satisfiability |
|
Bennetts et al.
|
|
Recent developments in the theory and practice of testable logic design |
|
JP3036223B2
(ja)
|
|
クロック乗換回路
|