TW200642210A - Scalable universal serial bus architecture - Google Patents
Scalable universal serial bus architectureInfo
- Publication number
- TW200642210A TW200642210A TW095103835A TW95103835A TW200642210A TW 200642210 A TW200642210 A TW 200642210A TW 095103835 A TW095103835 A TW 095103835A TW 95103835 A TW95103835 A TW 95103835A TW 200642210 A TW200642210 A TW 200642210A
- Authority
- TW
- Taiwan
- Prior art keywords
- serial
- coupled
- serial bus
- master scheduler
- data
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0042—Universal serial bus [USB]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Computer And Data Communications (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US65142905P | 2005-02-08 | 2005-02-08 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW200642210A true TW200642210A (en) | 2006-12-01 |
Family
ID=36793423
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW095103835A TW200642210A (en) | 2005-02-08 | 2006-02-03 | Scalable universal serial bus architecture |
Country Status (5)
| Country | Link |
|---|---|
| EP (1) | EP1851640A2 (fr) |
| JP (1) | JP2008530650A (fr) |
| CN (1) | CN101180618B (fr) |
| TW (1) | TW200642210A (fr) |
| WO (1) | WO2006085272A2 (fr) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7886090B2 (en) * | 2006-01-04 | 2011-02-08 | Freescale Semiconductor, Inc. | Method for managing under-runs and a device having under-run management capabilities |
| CN102163180B (zh) * | 2011-01-20 | 2013-02-13 | 电子科技大学 | 一种i2c总线接口电路模块及其控制方法 |
| JP2014081952A (ja) * | 2014-01-08 | 2014-05-08 | Renesas Electronics Corp | ホストコントローラ |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6199137B1 (en) * | 1999-01-05 | 2001-03-06 | Lucent Technolgies, Inc. | Method and device for controlling data flow through an IO controller |
| US6256700B1 (en) * | 1999-03-30 | 2001-07-03 | Dell Usa, L.P. | Bus/port switching system and method for a computer |
-
2006
- 2006-02-03 TW TW095103835A patent/TW200642210A/zh unknown
- 2006-02-08 WO PCT/IB2006/050414 patent/WO2006085272A2/fr not_active Ceased
- 2006-02-08 JP JP2007553774A patent/JP2008530650A/ja not_active Withdrawn
- 2006-02-08 CN CN2006800105331A patent/CN101180618B/zh not_active Expired - Fee Related
- 2006-02-08 EP EP06727612A patent/EP1851640A2/fr not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| WO2006085272A2 (fr) | 2006-08-17 |
| EP1851640A2 (fr) | 2007-11-07 |
| JP2008530650A (ja) | 2008-08-07 |
| WO2006085272A3 (fr) | 2006-11-23 |
| CN101180618B (zh) | 2010-05-19 |
| CN101180618A (zh) | 2008-05-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101034494B1 (ko) | 개방형 코어 프로토콜을 기반으로 하는 버스 시스템 | |
| CN101499046A (zh) | Spi设备通信电路 | |
| CN104484301B (zh) | 一种基于fpga具有自识别功能的io总线装置 | |
| CN104021102A (zh) | 基于状态机和片内总线的cpci串口板及其工作方法 | |
| EP3607450B1 (fr) | Appareil et mécanisme de dérivation de traduction d'adresse pcie au moyen de routage alternatif | |
| TW202005485A (zh) | 擴充快捷外設互聯標準兼容性的電路 | |
| TW200604828A (en) | Direct memory access (DMA) controller and bus structure in a master/slave system | |
| TW200642210A (en) | Scalable universal serial bus architecture | |
| CN100368957C (zh) | 一种多io扩展接口的服务器主板装置 | |
| CN104965468B (zh) | 一种适用于cpci多功能采集控制装置的通用接口模块 | |
| CN103869883B (zh) | 一种扩展主板及扩展系统 | |
| JP2006072592A5 (fr) | ||
| CN100353350C (zh) | 内部集成电路总线访问控制系统 | |
| CN216286659U (zh) | 一种基于国产化vpx架构高速数据处理设备 | |
| US20050027891A1 (en) | Integrated circuit with a scalable high-bandwidth architecture | |
| CN104518998B (zh) | 一种两个芯片之间进行数据交换的方法 | |
| CN201070886Y (zh) | 多用户共享的打印机接口装置 | |
| JP2007508620A5 (fr) | ||
| CN206611439U (zh) | 一种接口转换设备及接口转换系统 | |
| CN105259869A (zh) | 一种双总线通讯的嵌入式运动控制器及其设计方法 | |
| CN110928246A (zh) | 一种基于arm架构数控机床数据采集网关 | |
| CN2434738Y (zh) | 智能卡安全认证装置 | |
| CN203149567U (zh) | 基于rs232c标准的多节点通讯电路 | |
| CN201716680U (zh) | 一种复合键盘和指纹识别器的usb复合设备 | |
| RU158939U1 (ru) | Контроллер периферийных интерфейсов (кпи-2) |