TW200719459A - Circuit substrate, method of fabricating the same and chip package structure using the same - Google Patents

Circuit substrate, method of fabricating the same and chip package structure using the same

Info

Publication number
TW200719459A
TW200719459A TW094140033A TW94140033A TW200719459A TW 200719459 A TW200719459 A TW 200719459A TW 094140033 A TW094140033 A TW 094140033A TW 94140033 A TW94140033 A TW 94140033A TW 200719459 A TW200719459 A TW 200719459A
Authority
TW
Taiwan
Prior art keywords
layer
same
disposed
circuit substrate
fabricating
Prior art date
Application number
TW094140033A
Other languages
Chinese (zh)
Other versions
TWI267969B (en
Inventor
Yung-Hui Wang
Ching-Fu Horng
Chao-Chen Tu
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW94140033A priority Critical patent/TWI267969B/en
Application granted granted Critical
Publication of TWI267969B publication Critical patent/TWI267969B/en
Publication of TW200719459A publication Critical patent/TW200719459A/en

Links

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

A circuit substrate including a core layer and a stacked layer disposed thereon is provided. The stacked layer includes a first dielectric layer, a circuit layer, a solder mask layer and at least one first bump. The first dielectric layer is disposed on the core layer. The circuit layer is disposed on the core layer and lodged in the first dielectric layer, and the core layer includes a first conductive layer connected to the core layer and a second conductive layer disposed on the first conductive layer. The solder mask layer is disposed on the first dielectric layer. The first bump is disposed on the first dielectric layer and lodged in the solder mask layer. The first bump is electrically connected to the circuit layer, and exposed from the solder mask layer. The circuit substrate is electrically connected to other devices through the first bump, to improve the convenience in use.
TW94140033A 2005-11-15 2005-11-15 Circuit substrate, method of fabricating the same and chip package structure using the same TWI267969B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94140033A TWI267969B (en) 2005-11-15 2005-11-15 Circuit substrate, method of fabricating the same and chip package structure using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94140033A TWI267969B (en) 2005-11-15 2005-11-15 Circuit substrate, method of fabricating the same and chip package structure using the same

Publications (2)

Publication Number Publication Date
TWI267969B TWI267969B (en) 2006-12-01
TW200719459A true TW200719459A (en) 2007-05-16

Family

ID=38220506

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94140033A TWI267969B (en) 2005-11-15 2005-11-15 Circuit substrate, method of fabricating the same and chip package structure using the same

Country Status (1)

Country Link
TW (1) TWI267969B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9699905B2 (en) 2012-08-09 2017-07-04 Ngk Spark Plug Co., Ltd. Wiring board

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI351903B (en) 2007-07-25 2011-11-01 Unimicron Technology Corp A circuit board structure with concave conductive
CN115440689A (en) * 2021-06-01 2022-12-06 日月光半导体制造股份有限公司 Bonding structure and method for forming the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9699905B2 (en) 2012-08-09 2017-07-04 Ngk Spark Plug Co., Ltd. Wiring board

Also Published As

Publication number Publication date
TWI267969B (en) 2006-12-01

Similar Documents

Publication Publication Date Title
SG170064A1 (en) Solder bump with inner core pillar in semiconductor package
TW200629490A (en) Semiconductor device, method of manufacturing the same, capacitor structure, and method of manufacturing the same
TW200703603A (en) Chip package without a core and stacked chip package structure using the same
TW200931616A (en) Electrostatic discharge protection structures
EP2040289A3 (en) Packaging substrate structure and method for manufacturing the same
TW200504952A (en) Method of manufacturing semiconductor package and method of manufacturing semiconductor device
TW200627562A (en) Chip electrical connection structure and fabrication method thereof
CN1855477B (en) Circuit device
TW200511534A (en) Tape circuit substrate and semiconductor chip package using the same
TW200725824A (en) A package structure with a plurality of chips stacked each other
TW201218334A (en) Package substrate and fabrication method thereof
TW200713551A (en) Packages, methods for fabricating the same, anisotropic conductive films, and conductive particles utilized therein
CN104134641A (en) Semiconductor package and fabrication method thereof
TW200620585A (en) Semiconductor package structure and method for fabricating the same
CN203521406U (en) Multi-chip overlapping and packing structure
TW200706085A (en) Circuit board structure and method for fabricating the same
TWI455271B (en) Semiconductor component structure and its manufacturing method
US20140080265A1 (en) Fabrication method of carrier-free semiconductor package
TW200719459A (en) Circuit substrate, method of fabricating the same and chip package structure using the same
TW200601534A (en) Leadframe for multi-chip package and method for manufacturing the same
TW200629438A (en) Chip structure with bumps and testing pads
TWI434382B (en) Semiconductor package having embedded electronic element and fabrication method thereof
US9433108B2 (en) Method of fabricating a circuit board structure having an embedded electronic element
CN205542765U (en) Semiconductor packaging structure
TW200708783A (en) Optical electronics integrated semiconductor device and method for fabricating the same

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees