Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec CorpfiledCriticalInventec Corp
Priority to TW094142154ApriorityCriticalpatent/TW200720967A/en
Publication of TW200720967ApublicationCriticalpatent/TW200720967A/en
Application grantedgrantedCritical
Publication of TWI306208BpublicationCriticalpatent/TWI306208B/zh
Design And Manufacture Of Integrated Circuits
(AREA)
Semiconductor Integrated Circuits
(AREA)
Abstract
A method of power/ground circuit wiring-aided for circuit layout comprises the following steps: firstly searching for more than one power circuit or more than one ground circuit according to a keyword of a net name; appointing a power layer corresponding to each of power circuits or a ground layer corresponding to each of ground circuits; setting a power layer or a ground layer as a circuit layer to undergo wiring; selecting a circuit layer to undergo wiring; and according to the selected circuit layer to undergo wiring, using a special display effect to highlight the power circuit corresponding to the power layer or the ground circuit corresponding to the ground layer so as to prevent any omission from happening.
TW094142154A2005-11-302005-11-30Method of power/ground circuit wiring-aided for circuit layout
TW200720967A
(en)
An integrated circuit package, and a method for producing an integrated circuit package having two dies with input and output terminals of integrated circuits of the dies directly addressable for testing of the package