TW200908009A - Hierarchical cache tag architecture - Google Patents

Hierarchical cache tag architecture Download PDF

Info

Publication number
TW200908009A
TW200908009A TW097124281A TW97124281A TW200908009A TW 200908009 A TW200908009 A TW 200908009A TW 097124281 A TW097124281 A TW 097124281A TW 97124281 A TW97124281 A TW 97124281A TW 200908009 A TW200908009 A TW 200908009A
Authority
TW
Taiwan
Prior art keywords
tag
memory
cache memory
cache
original
Prior art date
Application number
TW097124281A
Other languages
English (en)
Chinese (zh)
Inventor
Abhishek Singhal
Randy B Osborne
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of TW200908009A publication Critical patent/TW200908009A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
TW097124281A 2007-06-29 2008-06-27 Hierarchical cache tag architecture TW200908009A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/771,774 US20090006757A1 (en) 2007-06-29 2007-06-29 Hierarchical cache tag architecture

Publications (1)

Publication Number Publication Date
TW200908009A true TW200908009A (en) 2009-02-16

Family

ID=39721952

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097124281A TW200908009A (en) 2007-06-29 2008-06-27 Hierarchical cache tag architecture

Country Status (7)

Country Link
US (1) US20090006757A1 (fr)
EP (1) EP2017738A1 (fr)
JP (1) JP5087676B2 (fr)
CN (1) CN101689146B (fr)
DE (1) DE112008001666T5 (fr)
TW (1) TW200908009A (fr)
WO (1) WO2009006113A2 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI450092B (zh) * 2009-09-15 2014-08-21 Via Tech Inc 串流上下文的快取記憶體系統
US8990506B2 (en) 2009-12-16 2015-03-24 Intel Corporation Replacing cache lines in a cache memory based at least in part on cache coherency state information

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090327577A1 (en) * 2008-06-27 2009-12-31 Microsoft Corporation Hybrid storage
US8612809B2 (en) 2009-12-31 2013-12-17 Intel Corporation Systems, methods, and apparatuses for stacked memory
KR20130079706A (ko) * 2012-01-03 2013-07-11 삼성전자주식회사 휘발성 메모리를 포함하는 저장 장치의 구동 방법
US9495305B1 (en) * 2012-11-02 2016-11-15 David Fuchs Detecting pointer errors for memory protection
US20140215158A1 (en) * 2013-01-31 2014-07-31 Hewlett-Packard Development Company, L.P. Executing Requests from Processing Elements with Stacked Memory Devices
US9141484B2 (en) * 2013-03-15 2015-09-22 Seagate Technology Llc Transiently maintaining ECC
US10019352B2 (en) * 2013-10-18 2018-07-10 Sandisk Technologies Llc Systems and methods for adaptive reserve storage
CN104636268B (zh) * 2013-11-08 2019-07-26 上海芯豪微电子有限公司 一种可重构缓存产品与方法
US9558120B2 (en) 2014-03-27 2017-01-31 Intel Corporation Method, apparatus and system to cache sets of tags of an off-die cache memory
US9594910B2 (en) 2014-03-28 2017-03-14 Intel Corporation In-system provisioning of firmware for a hardware platform
GB2546245B (en) * 2016-01-05 2020-08-19 Advanced Risc Mach Ltd Cache memory
US10042576B2 (en) * 2016-08-17 2018-08-07 Advanced Micro Devices, Inc. Method and apparatus for compressing addresses
CN114780031B (zh) * 2022-04-15 2022-11-11 北京志凌海纳科技有限公司 一种基于单机存储引擎的数据处理方法和装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02294751A (ja) * 1989-05-09 1990-12-05 Mitsubishi Electric Corp キヤツシユメモリ制御装置
US5414827A (en) * 1991-12-19 1995-05-09 Opti, Inc. Automatic cache flush
US5559987A (en) * 1994-06-30 1996-09-24 Digital Equipment Corporation Method and apparatus for updating a duplicate tag status in a snoop bus protocol based computer system
US5813031A (en) * 1994-09-21 1998-09-22 Industrial Technology Research Institute Caching tag for a large scale cache computer memory system
JP3585349B2 (ja) * 1997-08-27 2004-11-04 富士通株式会社 キャッシュメモリを備えた情報処理装置
US6212602B1 (en) 1997-12-17 2001-04-03 Sun Microsystems, Inc. Cache tag caching
US20040225830A1 (en) * 2003-05-06 2004-11-11 Eric Delano Apparatus and methods for linking a processor and cache

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI450092B (zh) * 2009-09-15 2014-08-21 Via Tech Inc 串流上下文的快取記憶體系統
US8990506B2 (en) 2009-12-16 2015-03-24 Intel Corporation Replacing cache lines in a cache memory based at least in part on cache coherency state information

Also Published As

Publication number Publication date
WO2009006113A3 (fr) 2009-04-30
EP2017738A1 (fr) 2009-01-21
DE112008001666T5 (de) 2010-09-16
JP5087676B2 (ja) 2012-12-05
WO2009006113A2 (fr) 2009-01-08
JP2010532537A (ja) 2010-10-07
CN101689146A (zh) 2010-03-31
CN101689146B (zh) 2012-09-26
US20090006757A1 (en) 2009-01-01

Similar Documents

Publication Publication Date Title
TW200908009A (en) Hierarchical cache tag architecture
KR102847228B1 (ko) 코프로세서 동작 번들링
US6804799B2 (en) Using type bits to track storage of ECC and predecode bits in a level two cache
TWI451334B (zh) 微處理器及縮短尋訪時間之方法
TWI512615B (zh) 用於一處理器之存取映射型樣匹配為基礎之預先擷取單元
US6957305B2 (en) Data streaming mechanism in a microprocessor
US7213126B1 (en) Method and processor including logic for storing traces within a trace cache
US5784590A (en) Slave cache having sub-line valid bits updated by a master cache
US10713172B2 (en) Processor cache with independent pipeline to expedite prefetch request
US9131899B2 (en) Efficient handling of misaligned loads and stores
US8543765B2 (en) Efficient data prefetching in the presence of load hits
TWI451330B (zh) 快取記憶體系統以及快取資料取代之方法
JPH07253926A (ja) キャッシュ・ミスによる時間ペナルティ減少方法
US11500779B1 (en) Vector prefetching for computing systems
JP2006517040A (ja) キャッシュラインサイズが異なる第一レベルキャッシュと第二レベルキャッシュを備えたマイクロプロセッサ
JPS61156346A (ja) 記憶階層の先取り装置
US6591341B1 (en) Multilevel cache system and method having a merged tag array to store tags for multiple data arrays
US7657667B2 (en) Method to provide cache management commands for a DMA controller
KR101123378B1 (ko) 인덱스 검사를 사용하는 저장-로드 포워딩 버퍼
US20030182539A1 (en) Storing execution results of mispredicted paths in a superscalar computer processor
US9348598B2 (en) Data processing apparatus and method for pre-decoding instructions to be executed by processing circuitry
US7356650B1 (en) Cache apparatus and method for accesses lacking locality
US12032479B2 (en) Metadata-caching integrated circuit device
US8108624B2 (en) Data cache with modified bit array
US11379368B1 (en) External way allocation circuitry for processor cores