TW201131670A - Manufacturing method and structure of surface mount diode component of silicon chip-substrate integrated packaging - Google Patents

Manufacturing method and structure of surface mount diode component of silicon chip-substrate integrated packaging Download PDF

Info

Publication number
TW201131670A
TW201131670A TW099106657A TW99106657A TW201131670A TW 201131670 A TW201131670 A TW 201131670A TW 099106657 A TW099106657 A TW 099106657A TW 99106657 A TW99106657 A TW 99106657A TW 201131670 A TW201131670 A TW 201131670A
Authority
TW
Taiwan
Prior art keywords
substrate
diffusion
wafer
manufacturing
electrodes
Prior art date
Application number
TW099106657A
Other languages
English (en)
Chinese (zh)
Other versions
TWI402923B (2
Inventor
Wen-Bin Huang
Wen-Hu Wu
Original Assignee
Formosa Microsemi Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Formosa Microsemi Co Ltd filed Critical Formosa Microsemi Co Ltd
Priority to TW099106657A priority Critical patent/TW201131670A/zh
Publication of TW201131670A publication Critical patent/TW201131670A/zh
Application granted granted Critical
Publication of TWI402923B publication Critical patent/TWI402923B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07351—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Dicing (AREA)
TW099106657A 2010-03-08 2010-03-08 Manufacturing method and structure of surface mount diode component of silicon chip-substrate integrated packaging TW201131670A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW099106657A TW201131670A (en) 2010-03-08 2010-03-08 Manufacturing method and structure of surface mount diode component of silicon chip-substrate integrated packaging

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW099106657A TW201131670A (en) 2010-03-08 2010-03-08 Manufacturing method and structure of surface mount diode component of silicon chip-substrate integrated packaging

Publications (2)

Publication Number Publication Date
TW201131670A true TW201131670A (en) 2011-09-16
TWI402923B TWI402923B (2) 2013-07-21

Family

ID=49225975

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099106657A TW201131670A (en) 2010-03-08 2010-03-08 Manufacturing method and structure of surface mount diode component of silicon chip-substrate integrated packaging

Country Status (1)

Country Link
TW (1) TW201131670A (2)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3489961A (en) * 1966-09-29 1970-01-13 Fairchild Camera Instr Co Mesa etching for isolation of functional elements in integrated circuits
JPS5718348B2 (2) * 1974-06-07 1982-04-16
US4667189A (en) * 1984-04-25 1987-05-19 Energy Conversion Devices, Inc. Programmable semiconductor switch for a display matrix or the like and method for making same
JPS6260234A (ja) * 1985-09-09 1987-03-16 Fuji Electric Co Ltd 半導体ダイオ−ド素子の製造方法
WO2001071819A2 (en) * 2000-03-20 2001-09-27 Sarnoff Corporation Surface pin device
US7829909B2 (en) * 2005-11-15 2010-11-09 Verticle, Inc. Light emitting diodes and fabrication methods thereof

Also Published As

Publication number Publication date
TWI402923B (2) 2013-07-21

Similar Documents

Publication Publication Date Title
CN104051337B (zh) 立体堆叠集成电路系统芯片封装的制造方法与测试方法
CN105103272B (zh) 半导体装置的制造方法
CN102842556B (zh) 双面外露的半导体器件及其制作方法
CN103426837B (zh) 半导体封装及形成半导体封装的方法
CN104064529B (zh) 半导体器件、半导体模块以及制造半导体器件和半导体模块的方法
TW200910571A (en) Multi-chip module package
JP6773104B2 (ja) 発光素子及び発光装置
US10062820B2 (en) Interposer
TW201017851A (en) Stacking quad pre-molded component packages, systems using the same, and methods of making the same
US10892253B2 (en) Semiconductor device manufacturing method and semiconductor device
CN109817589A (zh) 对芯片实现电磁屏蔽的封装结构及方法
TW201242098A (en) LED package and method for manufacturing the same
TW201251074A (en) Solar cell module and method of manufacturing solar cell module
CN102201368B (zh) 硅晶片与基板共构表面粘着型二极管元件制造方法及构造
JP2015106714A (ja) 太陽電池及びその製造方法
TW201131670A (en) Manufacturing method and structure of surface mount diode component of silicon chip-substrate integrated packaging
JP2013030793A (ja) 半導体装置の製造方法
CN106328640A (zh) 一种led封装用基材、封装方法及led封装器件
CN206116397U (zh) 一种led封装用基材及led封装器件
CN103295897B (zh) 掘井引流式二极管元件或二极管组件及其制造方法
CN112349603B (zh) 一种功率器件的制作方法、功率器件和电子设备
TW201212132A (en) A method of semiconductor package with die exposure
CN113380782A (zh) 半导体封装结构及其制作方法
CN210296344U (zh) 一种无引线框架的半导体封装结构
TW200908283A (en) Integrated circuit package system with triple film spacer

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees