TWI226655B - Micro-pattern forming method for semiconductor device - Google Patents
Micro-pattern forming method for semiconductor device Download PDFInfo
- Publication number
- TWI226655B TWI226655B TW091136444A TW91136444A TWI226655B TW I226655 B TWI226655 B TW I226655B TW 091136444 A TW091136444 A TW 091136444A TW 91136444 A TW91136444 A TW 91136444A TW I226655 B TWI226655 B TW I226655B
- Authority
- TW
- Taiwan
- Prior art keywords
- insulating film
- film
- forming
- pattern
- insulation film
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0035—Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2001-0081791A KR100449319B1 (ko) | 2001-12-20 | 2001-12-20 | 반도체 소자의 미세 패턴 형성 방법 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200411729A TW200411729A (en) | 2004-07-01 |
| TWI226655B true TWI226655B (en) | 2005-01-11 |
Family
ID=27606983
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW091136444A TWI226655B (en) | 2001-12-20 | 2002-12-17 | Micro-pattern forming method for semiconductor device |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP3841345B2 (ja) |
| KR (1) | KR100449319B1 (ja) |
| CN (1) | CN1267968C (ja) |
| TW (1) | TWI226655B (ja) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100781542B1 (ko) | 2006-06-08 | 2007-12-03 | 삼성전자주식회사 | 반도체 소자의 미세 패턴 형성 방법 |
| KR100843241B1 (ko) * | 2007-03-29 | 2008-07-02 | 삼성전자주식회사 | 반도체 소자의 제조방법 |
| CN102446704B (zh) * | 2010-10-14 | 2013-09-11 | 中芯国际集成电路制造(上海)有限公司 | 双重图形化方法 |
| US11424124B2 (en) * | 2020-11-05 | 2022-08-23 | Nanya Technology Corporation | Method of forming a patterned hard mask and method of forming conductive lines |
| CN115241047B (zh) * | 2021-04-23 | 2024-09-13 | 长鑫存储技术有限公司 | 半导体结构的制备方法 |
| US12068158B2 (en) | 2021-04-23 | 2024-08-20 | Changxin Memory Technologies, Inc. | Method for fabricating semiconductor structure |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR930001301A (ko) * | 1991-06-10 | 1993-01-16 | 김광호 | 반도체 패턴 형성방법 |
| KR970048979A (ko) * | 1995-12-16 | 1997-07-29 | 김주용 | 미세 패턴을 갖는 마스크 형성 방법 |
| KR0159012B1 (ko) * | 1995-12-29 | 1998-12-15 | 김주용 | 2층 감광막 패턴 형성방법 |
| KR100465743B1 (ko) * | 1997-06-26 | 2005-04-19 | 주식회사 하이닉스반도체 | 반도체소자제조방법 |
| KR20010011143A (ko) * | 1999-07-26 | 2001-02-15 | 김영환 | 반도체소자의 미세패턴 형성방법 |
-
2001
- 2001-12-20 KR KR10-2001-0081791A patent/KR100449319B1/ko not_active Expired - Fee Related
-
2002
- 2002-12-17 TW TW091136444A patent/TWI226655B/zh not_active IP Right Cessation
- 2002-12-20 CN CNB021400164A patent/CN1267968C/zh not_active Expired - Fee Related
- 2002-12-20 JP JP2002370129A patent/JP3841345B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| TW200411729A (en) | 2004-07-01 |
| KR20030051000A (ko) | 2003-06-25 |
| KR100449319B1 (ko) | 2004-09-18 |
| CN1438677A (zh) | 2003-08-27 |
| JP3841345B2 (ja) | 2006-11-01 |
| JP2003197622A (ja) | 2003-07-11 |
| CN1267968C (zh) | 2006-08-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI302635B (en) | Partially formed integrated circuit and method of integrated circuit fabrication and forming an integrated circuit | |
| TWI299526B (en) | Methods for forming arrays of small, closely spaced features | |
| US20110163446A1 (en) | Method to generate airgaps with a template first scheme and a self aligned blockout mask and structure | |
| CN101889326A (zh) | 用于形成高密度图案的方法 | |
| CN101044596A (zh) | 使用间距倍增的集成电路制造方法 | |
| TW200305784A (en) | Method of fabricating high density sub-lithographic features on a substrate | |
| TW408443B (en) | The manufacture method of dual damascene | |
| CN107359111A (zh) | 一种自对准双重图形化的方法 | |
| TW495855B (en) | Fine pattern formation method | |
| TWI226655B (en) | Micro-pattern forming method for semiconductor device | |
| CN111009461B (zh) | 半导体器件的制造方法 | |
| US6214737B1 (en) | Simplified sidewall formation for sidewall patterning of sub 100 nm structures | |
| CN110690112B (zh) | 利用反向间距加倍工艺形成表面平坦化结构及方法 | |
| JPS61185952A (ja) | 半導体素子製造方法 | |
| US20030180669A1 (en) | Micro-pattern forming method for semiconductor device | |
| KR20020010811A (ko) | 금속배선의 형성 방법 | |
| KR100596431B1 (ko) | 시릴레이션에 의한 표면 묘사공정을 이용한 패터닝방법 | |
| KR0179000B1 (ko) | 반도체 장치의 평탄화방법 | |
| KR0166134B1 (ko) | 반도체 소자의 게이트 전극 형성 방법 | |
| TW459337B (en) | Manufacturing method for small scale trench | |
| TW535214B (en) | Method of removing hard mask | |
| JP2005109035A (ja) | 半導体装置の製造方法 | |
| TW502335B (en) | Method for controlling the line width of polysilicon gate by an etching process of a hard mask layer | |
| CN108962742A (zh) | 半导体结构的制造方法 | |
| KR100674901B1 (ko) | 반도체 소자의 게이트 형성방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |