UA41383C2 - Device for bit synchronization - Google Patents

Device for bit synchronization

Info

Publication number
UA41383C2
UA41383C2 UA96062514A UA96062514A UA41383C2 UA 41383 C2 UA41383 C2 UA 41383C2 UA 96062514 A UA96062514 A UA 96062514A UA 96062514 A UA96062514 A UA 96062514A UA 41383 C2 UA41383 C2 UA 41383C2
Authority
UA
Ukraine
Prior art keywords
input
output
trigger
forth
triggers
Prior art date
Application number
UA96062514A
Other languages
Russian (ru)
Ukrainian (uk)
Inventor
Євген Михайлович Портнов
Евгений Михайлович Портнов
Original Assignee
Відкрите Акціонерне Товариство "Промавтоматика"
Открытое Акционерное Общество "Промавтоматика"
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Відкрите Акціонерне Товариство "Промавтоматика", Открытое Акционерное Общество "Промавтоматика" filed Critical Відкрите Акціонерне Товариство "Промавтоматика"
Priority to UA96062514A priority Critical patent/UA41383C2/en
Publication of UA41383C2 publication Critical patent/UA41383C2/en

Links

Landscapes

  • Arrangements For Transmission Of Measured Signals (AREA)

Abstract

The invention relates to the telemechanics. A device for bit synchronization containing a pulse counter connected to the device first output ("bits"), inverter, AND element, first, second, third and forth triggers, the device second output is connected to the output of first trigger which D-input is connected to the device first input ("data"), and C-input is connected to the second trigger D-input and input of the inverter which outputs connected to the third trigger D-input. In the device the fifth trigger is connected which D-input is connected to D-input of the first trigger, and distributor which R-input is connected to the device third input ("bits"), C-input - to the device forth input ("strobe pulses"), CE-input - to the fifth output, the first output - to the C-input of the fifth trigger, the second output - to the 6-input of the second trigger, the third output - to the first input of the AND element, the forth output - to the R-inputs of the forth and third triggers, which C-input is connected to the fifth trigger output and C-inputs of the second and forth triggers, which D-input is connected to the second device input ("control"), and the output - to the R-input of the counter connected by C-input to the second trigger output, by CE-input to the output of the AND element connected by the second input to the third trigger output.
UA96062514A 1996-06-25 1996-06-25 Device for bit synchronization UA41383C2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
UA96062514A UA41383C2 (en) 1996-06-25 1996-06-25 Device for bit synchronization

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
UA96062514A UA41383C2 (en) 1996-06-25 1996-06-25 Device for bit synchronization

Publications (1)

Publication Number Publication Date
UA41383C2 true UA41383C2 (en) 2001-09-17

Family

ID=74219128

Family Applications (1)

Application Number Title Priority Date Filing Date
UA96062514A UA41383C2 (en) 1996-06-25 1996-06-25 Device for bit synchronization

Country Status (1)

Country Link
UA (1) UA41383C2 (en)

Similar Documents

Publication Publication Date Title
CA2245760A1 (en) Integrated high-speed serial interfaces
IL154562A0 (en) Clock generator, particularly for usb devices
TW364076B (en) Apparatus and method for generating a phase-controlled clock signal
KR870700182A (en) Frequency divider
TW328124B (en) Serial data transmission device
AU540136B2 (en) Synchrononus clock pulse generator
TW359823B (en) Clocking scheme
DE60015939D1 (en) METHOD AND CIRCUIT TO RECEIVE DATA CLOCKED AT TWO ENDS
KR900013715A (en) Clock signal conversion circuit
UA41383C2 (en) Device for bit synchronization
ES2004148A6 (en) LOOK AHEAD TERMINAL COUNTER and method for generating a terminal count output signal.
TW251397B (en) Phase comparator
SU595888A1 (en) Majority device
KR900001150A (en) PCM data generation circuit
KR970007619A (en) Multiple output timer
KR940020682A (en) Digital pulse width modulated signal generator
KR930011496A (en) Channel Control Circuit for Basic Non-interface of Integrated Communication Network
SU1034184A1 (en) Device for selecting channel
JPS5792484A (en) Timing pulse generating circuit
TW342501B (en) Data input circuit including echo clock generator
EP0351959A3 (en) Multi-channel controller
TW287254B (en) Memory look-up method and device
JPS6473437A (en) Memory write protection circuit
JPS57147333A (en) Impulse generator
KR940027299A (en) Modular Clock Signal Generation Circuit