US20140077126A1 - Method of etching a high aspect ratio contact - Google Patents
Method of etching a high aspect ratio contact Download PDFInfo
- Publication number
- US20140077126A1 US20140077126A1 US14/084,854 US201314084854A US2014077126A1 US 20140077126 A1 US20140077126 A1 US 20140077126A1 US 201314084854 A US201314084854 A US 201314084854A US 2014077126 A1 US2014077126 A1 US 2014077126A1
- Authority
- US
- United States
- Prior art keywords
- gas
- etch
- etch gas
- etching
- sccm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09K—MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
- C09K13/00—Etching, surface-brightening or pickling compositions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
- H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
- H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
Definitions
- Embodiments of the invention relate to gas chemistries and methods of plasma etching high aspect ratio contacts (HARCs) in oxide layers.
- HACs high aspect ratio contacts
- insulating layers such as silicon dioxide (SiO 2 ), doped oxide such as BPSG, and silicon nitride, are used to electrically separate conductive layers, such as doped polysilicon, metals, refractory metal silicides, etc.
- High aspect ratio contact (HARC) etching is a key process for forming contact hole interconnections through insulating layers to an active device area or conductive layer in high density integrated devices.
- HARCs require etching processes that produce a vertical profile and a defined critical dimension (CD).
- CD critical dimension Another application for HARC features in dielectrics is the formation of capacitor or container structures in stacked capacitor DRAM.
- a substrate is positioned on a chuck in a gas chamber, an etchant gas is introduced into the chamber, and the chamber pressure is reduced.
- An energy source/power supply creates a charged electric or electromagnetic field through electrodes positioned within the chamber to energize the etchant gas into a plasma state.
- the etchant gas is transformed into a disassociated mixture of uncharged neutrals as well as electrons and positive ions.
- the positive ions are accelerated to the substrate by a radio frequency (RF) biased electrode sheath providing directionality for forming vertical contact hole profiles, and the chuck supporting the substrate acts as a bottom electrode and can be biased by a second RF power source.
- the ions react with the substrate thereby removing the exposed material from the semiconductor device.
- RF radio frequency
- CF + , CF 2 + and CF 3 + ions generated from CF 3 and other C x F y radicals are dominant etching ions for SiO 2 , with Ar + ions sputtering CF x films on oxide, and less fluorinated radicals (e.g., CF 2 and CF) are adsorbed on the sidewalls and bottom surfaces in the contact hole of the SiO 2 during the etching process and polymerize to form a nonvolatile fluoropolymer layer that inhibits etching by the ions.
- FIGS. 1 and 2 illustrates a substrate fragment (e.g., wafer) designated generally as 10 , showing formation of a contact hole 12 in a dielectric layer 14 to an underlying substrate layer 16 by prior art etching methods.
- Bowing illustrated in FIG. 1 , is generally formed by the reaction of free fluorine which accumulates on the sidewalls 18 of the contact opening 12 during etching (arrows ⁇ ) and laterally attacks and etches the exposed sidewalls producing a characteristic bowing 20 .
- charge buildup along the sidewalls 18 of a narrow and deep opening can deflect incoming ions causing changes in the trajectory of those ions.
- Twisting illustrated in FIG. 2 , can be caused by asymmetric polymer deposition 22 along the sidewalls 18 during etching in conjunction with feature charging, which can cause a deflection of incoming etching ions and a changed trajectory (arrow) of the ions, resulting in the twisting or bending of the contact hole 12 from a perfectly vertical profile with the hole tending toward one side or the other. Twisting of the contact hole can lead to misalignment and an imperfect contact between a subsequently deposited conductive metal and an active area landing region 24 , for example, in the underlying substrate 16 . Deviations such as bowing and twisting can also result in a non-vertical contact hole and shorting of the contact to an adjacent contact or other structure.
- FIG. 1 illustrates a prior art processing that results in bowing of a contact hole during etching.
- FIG. 2 illustrates a prior art processing that results in twisting of a contact hole during etching.
- FIG. 3 illustrates an elevational, cross-sectional view of a portion of a substrate at a preliminary processing stage according to an embodiment of the present disclosure.
- FIG. 4 is a cross-sectional view of the substrate depicted in FIG. 3 at a subsequent processing stage.
- semiconductor substrate or “semiconductive substrate” or “semiconductive wafer fragment” or “wafer fragment” or “wafer” will be understood to mean any construction comprising semiconductor material, including but not limited to bulk semiconductive materials such as a semiconductor wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure including, but not limited to, the semiconductive substrates, wafer fragments or wafers described above.
- high-aspect ratio refers to depth-to-width (or diameter) ratio of about 15:1 or more.
- Embodiments of the invention relate to methods of plasma etching doped and undoped dielectric materials used in semiconductive microelectronic device processing to producing openings to fabricate high aspect ratio contacts or containers (HARCs).
- the invention provides processing parameters for the etching of a high aspect ratio contact hole that reduce bowing and twisting of the contact opening during etching, maintain a critical dimension (CD) for the entire depth profile of the contact hole, and produce a contact hole with a vertical profile that is substantially cylindrical with minimal taper.
- CD critical dimension
- a contact with a depth of about 2 ⁇ m, a top CD of 60 nm, and a bottom CD of about 45-60 nm would be considered as having the required CD profile control.
- FIG. 3 illustrates a substrate fragment indicated generally with reference to numeral 10 ′ at a preliminary processing stage.
- the substrate fragment 10 ′ comprises an insulating or dielectric layer 14 ′ formed on a substrate layer 16 ′, and an active area or element 24 ′ (e.g., a diffusion area, contact, conductive line, etc.).
- the substrate fragment 10 ′ in progress can comprise a semiconductor wafer substrate or the wafer along with various process layers formed thereon, including one or more semiconductor layers or other formations, and active or operable portions of semiconductor devices.
- the dielectric layer 14 ′ is formed to a selected thickness to be etched to define high aspect ratio contact hole, for example, a thickness of about 2-3 ⁇ m.
- the dielectric layer 14 ′ can be formed of undoped silicon dioxide (SiO 2 ) or doped SiO 2 , for example, silicon oxide deposited from tetraethylorthosilicate (TEOS), borophosphosilicate glass (BPSG), borosilicate glass (BSG), and phosphosilicate glass (PSG), or other materials such as nitrides (e.g., silicon nitrides (Si x N y ) such as Si 3 N 4 ) or silicon oxynitrides (SiO x N y ), in a single layer or multiple layers.
- TEOS tetraethylorthosilicate
- BPSG borophosphosilicate glass
- BSG borosilicate glass
- PSG phosphosilicate glass
- nitrides e
- the underlying substrate layer 16 ′ compositionally dissimilar to the dielectric layer 14 ′, and can be composed of a nitride etch stop layer (e.g., Si 3 N 4 ), a refractory metal nitride such as titanium nitride, tungsten nitride, etc.), a silicon dioxide layer with different doping than a silicon dioxide dielectric layer 14 ′, a silicon layer such as monocrystalline silicon or polysilicon, a doped silicon region, a metal silicide such as titanium silicide, a metal interconnect, or other material layer.
- substrate layer 16 ′ is SiO 2 with a contact area 24 ′ (e.g., polysilicon).
- An etch-resistant mask layer 28 ′ for example, photoresist or hard mask material, is formed over the dielectric layer 14 ′ and, as depicted, is patterned and etched to define openings 30 ′ that expose portions of the dielectric layer.
- the dielectric layer 14 ′ is etched to form a high aspect ratio contact opening 12 ′ (i.e., contact hole and via, or other opening such as a trench) extending to the underlying substrate layer 16 ′ for forming, for example, a contact hole for an interconnect level, a gate electrode, a capacitor electrode, a via, etc., in the fabrication of various devices or circuits, such as SRAMs, DRAMs, etc.
- a high aspect ratio contact opening 12 ′ i.e., contact hole and via, or other opening such as a trench
- the contact opening 12 ′ is etched to a high aspect ratio of about 1:15 to about 1:40, or about 1:20 to about 1:30, with a critical dimension (CD) (width) of less than about 100 nm or about 25-70 nm, and depth (d) of about 1-3 ⁇ m, for example.
- CD critical dimension
- the dielectric layer 14 ′ is etched to form a contact hole 12 ′ using a HARC gas plasma (arrows ⁇ ) generated according to the invention utilizing C 4 F 8 (octafluorocyclobutane), C 4 F 6 (hexafluorobutadiene) or a mixture thereof, an oxygen source, and an inert gas in combination with C 2 F 4 (tetrafluoroethane).
- the C 4 F 8 , C 4 F 6 and C 2 F 4 gases generate CF 2 radicals as a gas precursor for polymer deposition and CF 3 + ions to etch the silicon oxide layer.
- the etchant gas consists essentially of or consists of C 4 F 8 and/or C 4 F 6 , an oxygen source(s), inert gas(es), and C 2 F 4 .
- the oxygen source can be, for example, oxygen (O 2 ), carbon monoxide (CO), or mixtures thereof, in amounts that do not diminish the performance of the etchant gases.
- the oxygen source will react with the carbon and fluorine-containing ions (CF x ) within the plasma to adjust the amount of carbon and fluorine that attaches to the sidewalls 18 ′, and to suppress “etch stop” that can result from carbon deposits on the bottom surface 26 ′ of the contact openings 12 ′ hole.
- the etchant gas includes an inert carrier gas, which is known in the art, such as argon (Ar), xenon (Xe), neon (Ne), krypton (Kr) and helium (He).
- Carrier gases are present in the etchant to dilute the etchant gases so that excessive etching or deposition does not occur, to stabilize the plasma being generated, and to enhance the uniformity of the etching process.
- xenon (Xe), neon (Ne), and/or krypton (Kr) are used as a carrier gas in lieu of or in combination with argon (Ar).
- the fluorocarbon feed gas is composed C 4 F 8 /O 2 /Ar/C 2 F 4 , C 4 F 6 /O 2 /Ar/C 2 F 4 or C 4 F 8 /C 4 F 6 /O 2 /Ar/C 2 F 4 .
- O 2 is combined with or replaced by CO
- Ar is replaced by or combined with Xe, Ne, Kr and/or He.
- the feed gas can comprise, consist essentially of or consist of the foregoing gases.
- the conformal polymer layer on the sidewalls of the opening has a thickness of about 5-20 ⁇ for the depth profile of the opening.
- the CF x -based polymer deposition that results from the addition of C 2 F 4 to a C 4 F 8 and/or C 4 F 6 etch gas provides an improved passivation layer that is conformal and symmetrical, and deposits over the sidewalls as the contact hole is etched.
- the conformal polymer layer prevents ion-driven lateral etching or “bow” in localized areas of the sidewall to maintain critical dimension (CD) throughout the depth profile of the contact hole and reduce container deformation.
- the deposition of the conformal polymer layer on the sidewalls of the contact hole can also serve as a weak conduction path to dissipate charge at the bottom of the contact hole and reduce twisting.
- symmetric polymer deposition reduces the probability of fowling a lateral electric field, which reduces twisting.
- Irregularities in intrafeature plasma-deposited polymer materials are known to transfer into the substrate to be etched.
- the very regular and conformal layer of polymer material that is generated by the present C 4 F 8 /C 4 F 6 /C 2 F 4 -based HARC chemistry reduces deformations and defects in the contact hole, while the simultaneous ion bombardment suppresses absorption or deposit of polymer on the etch front at the bottom of the contact hole, thus facilitating etching without impacting taper.
- CF 3 I trifluoroiodomethane
- C 2 F 4 tetrafluoroethane
- CF 3 I is not a preferred etch chemistry because it is a highly corrosive gas and does not perform as well in achieving the desired contact hole profile.
- the present etch chemistries overcome those drawbacks and achieve a dynamic equilibrium such that polymer is deposited and removed at about the same rate, which prevents etch stop and provides continual passivation whereby the sidewalls are not exposed, this preventing a bow effect.
- the etching gases can also be controlled to avoid deposition of excess polymer residue that can cause twisting of the contact hole (e.g., as in FIG. 2 ) and to limit the accumulation of plasma-deposited polymer residues on the bottom surface 26 ′ of the contact opening 12 ′.
- the etch gas plasma can be a mixture of gases for high aspect ratio etching of silicon oxide at a significantly higher rate than a nitride and/or silicon substrate layer 16 ′, that is, the etch gas plasma is highly selective to nitrides and silicon.
- Such an etch gas plasma allows the etching of an oxide layer 14 ′ down to a substrate layer 16 ′ without substantially damaging nitride or silicon layers.
- Embodiments of an etch gas incorporating a hydrofluorocarbon gas include, for example, C 4 F 8 /CHF 3 /O 2 /Ar, among others.
- a hydrocarbon e.g., CH 4
- a hydrofluorocarbon feed gas is useful in etching dielectrics other than SiO 2 , including, for example, silicon nitride (e.g., Si x N y such as Si 3 N 4 ).
- C 2 F 4 The benefit of using C 2 F 4 is that the deposited polymer is a CF-based polymer that is easily stripped/cleaned compared to Si-containing polymers formed by processes using an etch gas such as SiH 4 , SiF 4 or SiCl 4 .
- the CF-based polymer generated from C 2 F 4 is very conformal, which allows the C 2 F 4 gas to be added without having to alter the amount of O 2 in the C 4 F 8 /C 4 F 6 etch gas to compensate for the added polymerizing gas (C 2 F 4 ).
- the use of C 2 F 4 does not result in over-deposit that can “choke off” the contact opening (i.e. breadloafing).
- C 2 F 4 gas is highly flammable and unstable when purified and can spontaneously polymerize in gas lines and during storage if exposed to trace amounts of O 2 .
- C 2 F 4 can be stabilized but the stabilizing agents such as d-limonene (C 10 H 16 ), carbon dioxide (CO 2 ) or hydrochloric acid (HCl), can adversely effect the etch process.
- the expense of using C 2 F 4 can be prohibitive.
- a contact opening is etched in a dielectric layer using an etch gas that is composed of C 4 F 8 and/or C 4 F 6 , an oxygen source (e.g., O 2 and/or CO), inert gas(es), and a halofluorocarbon that will generate C 2 F 4 to provide the same or similar polymer deposition during a dry etch of oxide as pure C 2 F 4 fed into the C 4 F 6 —C 4 F 8 etch plasma.
- an oxygen source e.g., O 2 and/or CO
- inert gas(es) inert gas(es)
- a halofluorocarbon that will generate C 2 F 4 to provide the same or similar polymer deposition during a dry etch of oxide as pure C 2 F 4 fed into the C 4 F 6 —C 4 F 8 etch plasma.
- the halofluorocarbon utilized in the etch gas is at least one of 1,2-dibromo tetrafluoroethane (BrCF 2 CF 2 Br, or C 2 F 4 Br 2 ), 1,2-diiodo tetrafluoroethane (ICF 2 CF 2 I, or C 2 F 4 I 2 ) and diiodo difluoromethane (CF 2 I 2 ).
- the foregoing halofluorocarbons are stable liquid sources that will dissociate into CF 2 radicals in a plasma.
- C 2 F 4 Br 2 and C 2 F 4 I 2 will dissociate under exposure to UV light (e.g., 266-193 nm) to form C 2 F 4 which, in a plasma, forms two units of CF 2 radicals.
- C 2 F 4 or the foregoing halofluorocarbons in a C 4 F 6 and/or C 4 F 8 etch gas plasma enabling more precise control of the CF 2 radical generation in the plasma gas, resulting in the formation of a regular and conformal polymer layer on the sidewalls of the contact opening during etching to minimize bowing and twisting and improve profile control of the contact hole.
- halofluorocarbons function as analogues of C 2 F 4 and provide a process impact and polymer deposition during a dry etch similar to pure C 2 F 4 that is fed into a C 4 F 6 and/or C 4 F 8 etch plasma, but with greater stability and without the problems posed by pure C 2 F 4 which is flammable and can explosively polymerize upon exposure to oxygen.
- the plasma may be generated utilizing any known suitable etching device, such as an etcher available, for example, the APPLIED CENTURA ENABLER® Etch system from Applied Materials, Inc., the 2300 Exelan system from Lam Research Corporation, a TEL Unity SCCM Dielectric Etch Chamber from Tokyo Electron Limited, or any other high density plasma etcher. Examples of equipment and techniques for plasma etching are described in U.S. Pat. No. 6,123,862 to Donohoe et al., which is commonly assigned.
- a substrate 10 ′ (e.g., wafer) having a dielectric layer 14 ′ to be etched is placed into a plasma reaction chamber of an appropriate apparatus for conducting the etching process, and the etchant gases are generally flowed into a plasma reaction chamber, and power is applied to induce a plasma from the etchant gases.
- a plasma is formed over the surface of the wafer and a bias power is supplied to the substrate containing the wafer or to a support or chuck supporting the substrate, to accelerate ions from the reactant gases toward the surface.
- Species formed from the etchant gases e.g., fluorine ions
- Species formed from the etchant gases impinge upon and react with the areas of the dielectric layer 14 ′ exposed through the patterned etch-resistant mask layer 28 ′ to etch away and advance the etch front.
- By-products which may be volatile, can be exhausted from the reaction chamber through an exit port.
- the etch process is conducted under conditions that simultaneously balance the etch process, i.e., plasma generating reactive neutral and ionic species, which etch dielectrics if the ions (CF 3 + ) possess sufficient energy supplied by the bias power at the wafer and deposit polymer material (via CF 2 radicals) on the sidewalls 18 ′ of the contact opening or hole 12 ′.
- the bottom surface 26 ′ is bombarded by ions during an overetch in order to remove any remaining residual oxide over the substrate layer 16 ′.
- the gas flows of C 4 F 8 , C 4 F 6 and C 2 F 4 are controlled to optimize the CF 2 radical and CF 3 + ion densities.
- the gas flow rates into the plasma chamber are about 10-100 sccm for C 4 F 8 or C 4 F 6 (or about 50-70 sccm), about 50-150 sccm for C 2 F 4 (or about 80-100 sccm), about 10-60 sccm for O 2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm).
- the ratio of C 4 F 8 :C 2 F 4 is about 0.25-1.5:1 (or about 0.5-1:1)
- the ratio of C 4 F 6 :C 2 F 4 is about 0.25-1.5:1 (or about 0.5-1:1)
- the gas flow rates are typically about 0-100 sccm for C 4 F 8 (or about 20-70 sccm), about 0-100 sccm for C 4 F 6 (or about 20-70 sccm), about 50-150 sccm for C 2 F 4 (or about 80-100 sccm), about 10-60 sccm for O 2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm), the combined total flow rate for C 4 F 6 and C 4 F 8 being a range of about 30-100 sccm (or about 50-70 sccm).
- the ratio of C 4 F 8 and C 4 F 6 (combined):C 2 F 4 is about 0.25-1.5:1 (or about 0.5-1:1).
- the etch gas flow rates into the plasma chamber are about 10-100 sccm for C 4 F 8 or C 4 F 6 (or about 50-70 sccm), about 50-150 sccm for C 2 F 4 Br 2 or C 2 F 4 I 2 (or about 80-100 sccm), about 100-300 sccm for CF 2 I 2 (or about 160-180 sccm), about 10-60 sccm for O 2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm).
- the ratio of C 4 F 8 or C 4 F 6 :C 2 F 4 Br 2 or C 2 F 4 I 2 is about 0.25-1.5:1 (or about 0.0.5-1:1), and the ratio of C 4 F 8 or C 4 F 6 :CF 2 I 2 is about 0.25-1.5:1 (or about 0.5-1:1).
- the etch gas flow rates into the plasma chamber are about 0-100 sccm for C 4 F 8 (or about 20-70 sccm) and about 0-100 sccm for C 4 F 6 (or about 20-70 sccm) with the combined total flow for C 4 F 6 and C 4 F 8 at about 30-100 sccm (or about 50-70 sccm), about 50-150 sccm for C 2 F 4 Br 2 or C 2 F 4 I 2 (or about 80-100 sccm), about 50-150 sccm for CF 2 I 2 (or about 80-100 sccm), about 10-60 sccm for O 2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm).
- the ratio of C 4 F 8 and C 4 F 6 :C 2 F 4 Br 2 or C 2 F 4 I 2 is about 0.25-1.5:1 (or about 0.5-1:1), and the ratio of C 4 F 8 and C 4 F 6 :CF 2 I 2 is about 0.25-1.5:1 (or about 0.5-1.0).
- the etch gas can optionally include additional fluorocarbon gas(es) (e.g., CF 4 , C 2 F 6 , etc.) with gas flow rates up to about 50 sccm (or about 10-50 sccm).
- additional fluorocarbon gas(es) e.g., CF 4 , C 2 F 6 , etc.
- gas flow rates up to about 50 sccm (or about 10-50 sccm).
- the etch gas can also include about a hydrocarbon such as CH 4 .
- Typical flow rates for CH 4 are up to about 5 sccm (or up to about 20 sccm), and for hydrofluorocarbons up to about 5 sccm (or up to about 20 sccm).
- the flow rates of the various constituent gases of the etch gases can be adjusted as needed to provide suitable etching according to the methods of the invention, and to accommodate the size of the etching chamber and the wafer being etched.
- the power level of the plasma associated with the etch chamber and the pressure in the etch chamber should be sufficient to maintain the etching process.
- the source power level typically ranges from about 1000-3000 watts, the bias power level ranges from about 2000-7000 watts and the pressure generally ranges from about 10-30 mTorr.
- the present invention fours contact holes having a high aspect ratio without causing bowing or twisting of the hole, with the hole having a diameter (CD) that is substantially the same throughout the depth of the hole.
- the mask layer 28 ′ and polymer layer 22 ′ can then be removed (stripped), for example, by dry etching with an oxygen plasma ashing step, or by a wet etch with a Piranha clean (H 2 SO 4 /H 2 O 2 ).
- the substrate 10 ′ can undergo post-etch processing steps that are known in the art to fabricate desired components.
- the resulting contact holes 12 ′ can be further processed, for example, by filling with a metal or conductive material such as copper, aluminum, silicon, Ti 3 N 4 , among others, to form contacts or conductive lines, for example, to an underlying active area, contact, or conductive line, or with a metal-insulator-metal-stack to form capacitors with a dielectric material such as Al 2 O 3 , HfO 2 , ZrO 2 , SrTiO 3 , and the like, in the fabrication of integrated circuit devices such as memory devices. Finished semiconductor wafers can be cut into dies, which may then be further processed into integrated circuit chips and incorporated in electronic devices.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Organic Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Methods and an etch gas composition for etching a contact opening in a dielectric layer are provided. Embodiments of the method use a plasma generated from an etch gas composed of C4F8 and/or C4F6, an oxygen source, and a carrier gas in combination with tetrafluoroethane (C2F4) or a halofluorocarbon analogue of C2F4.
Description
- This application is a divisional of U.S. patent application Ser. No. 11/969,443, filed Jan. 4, 2008, pending, the disclosure of which is hereby incorporated herein in its entirety by this reference.
- Embodiments of the invention relate to gas chemistries and methods of plasma etching high aspect ratio contacts (HARCs) in oxide layers.
- In semiconductor devices, insulating layers such as silicon dioxide (SiO2), doped oxide such as BPSG, and silicon nitride, are used to electrically separate conductive layers, such as doped polysilicon, metals, refractory metal silicides, etc. High aspect ratio contact (HARC) etching is a key process for forming contact hole interconnections through insulating layers to an active device area or conductive layer in high density integrated devices. HARCs require etching processes that produce a vertical profile and a defined critical dimension (CD). Another application for HARC features in dielectrics is the formation of capacitor or container structures in stacked capacitor DRAM.
- In a typical plasma etching, a substrate is positioned on a chuck in a gas chamber, an etchant gas is introduced into the chamber, and the chamber pressure is reduced. An energy source/power supply creates a charged electric or electromagnetic field through electrodes positioned within the chamber to energize the etchant gas into a plasma state. The etchant gas is transformed into a disassociated mixture of uncharged neutrals as well as electrons and positive ions. Typically, the positive ions are accelerated to the substrate by a radio frequency (RF) biased electrode sheath providing directionality for forming vertical contact hole profiles, and the chuck supporting the substrate acts as a bottom electrode and can be biased by a second RF power source. The ions react with the substrate thereby removing the exposed material from the semiconductor device.
- Generally, standard processes for etching through silicon dioxide (SiO2) to underlying silicon and/or silicon nitride use fluorocarbon gas plasmas. The dissociation of the fluorocarbon molecules by the action of plasma generates active radicals and/or ions that act on the SiO2 substrate. For example, in some high density plasmas, CF+, CF2 + and CF3 + ions generated from CF3 and other CxFy radicals (where x is up to 11 and y is up to 15) are dominant etching ions for SiO2, with Ar+ ions sputtering CFx films on oxide, and less fluorinated radicals (e.g., CF2 and CF) are adsorbed on the sidewalls and bottom surfaces in the contact hole of the SiO2 during the etching process and polymerize to form a nonvolatile fluoropolymer layer that inhibits etching by the ions. Precise control of the balance between adsorbing radicals and etching ions during SiO2 contact plasma etching is important to simultaneously passivate the sidewalls of the opening and extend the etch front at the bottom of the opening. However, such control is difficult when using conventional fluorocarbon chemistries.
- Problems including bowing and/or twisting of the openings often occur during HARC etches.
FIGS. 1 and 2 illustrates a substrate fragment (e.g., wafer) designated generally as 10, showing formation of acontact hole 12 in adielectric layer 14 to anunderlying substrate layer 16 by prior art etching methods. Bowing, illustrated inFIG. 1 , is generally formed by the reaction of free fluorine which accumulates on thesidewalls 18 of the contact opening 12 during etching (arrows ↓↓↓) and laterally attacks and etches the exposed sidewalls producing a characteristic bowing 20. During typical HARC etches, charge buildup along thesidewalls 18 of a narrow and deep opening can deflect incoming ions causing changes in the trajectory of those ions. Twisting, illustrated inFIG. 2 , can be caused byasymmetric polymer deposition 22 along thesidewalls 18 during etching in conjunction with feature charging, which can cause a deflection of incoming etching ions and a changed trajectory (arrow) of the ions, resulting in the twisting or bending of thecontact hole 12 from a perfectly vertical profile with the hole tending toward one side or the other. Twisting of the contact hole can lead to misalignment and an imperfect contact between a subsequently deposited conductive metal and an activearea landing region 24, for example, in theunderlying substrate 16. Deviations such as bowing and twisting can also result in a non-vertical contact hole and shorting of the contact to an adjacent contact or other structure. - It would be useful to provide a method and etchant gas for etching high aspect ratio openings in silicon oxide layers that overcomes these or other problems.
- Embodiments of the invention are described below with reference to the following accompanying drawings, which are for illustrative purposes only. Throughout the following views, the reference numerals will be used in the drawings, and the same reference numerals will be used throughout the several views and in the description to indicate same or like parts.
-
FIG. 1 illustrates a prior art processing that results in bowing of a contact hole during etching. -
FIG. 2 illustrates a prior art processing that results in twisting of a contact hole during etching. -
FIG. 3 illustrates an elevational, cross-sectional view of a portion of a substrate at a preliminary processing stage according to an embodiment of the present disclosure. -
FIG. 4 is a cross-sectional view of the substrate depicted inFIG. 3 at a subsequent processing stage. - The following description with reference to the drawings provides illustrative examples of devices and methods according to embodiments of the invention. Such description is for illustrative purposes only and not for purposes of limiting the same.
- In the context of the current application, the term “semiconductor substrate” or “semiconductive substrate” or “semiconductive wafer fragment” or “wafer fragment” or “wafer” will be understood to mean any construction comprising semiconductor material, including but not limited to bulk semiconductive materials such as a semiconductor wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure including, but not limited to, the semiconductive substrates, wafer fragments or wafers described above.
- As used herein, the term “high-aspect ratio” refers to depth-to-width (or diameter) ratio of about 15:1 or more.
- Embodiments of the invention relate to methods of plasma etching doped and undoped dielectric materials used in semiconductive microelectronic device processing to producing openings to fabricate high aspect ratio contacts or containers (HARCs). The invention provides processing parameters for the etching of a high aspect ratio contact hole that reduce bowing and twisting of the contact opening during etching, maintain a critical dimension (CD) for the entire depth profile of the contact hole, and produce a contact hole with a vertical profile that is substantially cylindrical with minimal taper. For example, a contact with a depth of about 2 μm, a top CD of 60 nm, and a bottom CD of about 45-60 nm would be considered as having the required CD profile control.
- An embodiment of a method according to the invention is illustrated with reference to
FIGS. 3 and 4 .FIG. 3 illustrates a substrate fragment indicated generally with reference tonumeral 10′ at a preliminary processing stage. Thesubstrate fragment 10′ comprises an insulating ordielectric layer 14′ formed on asubstrate layer 16′, and an active area orelement 24′ (e.g., a diffusion area, contact, conductive line, etc.). Thesubstrate fragment 10′ in progress can comprise a semiconductor wafer substrate or the wafer along with various process layers formed thereon, including one or more semiconductor layers or other formations, and active or operable portions of semiconductor devices. - The
dielectric layer 14′ is formed to a selected thickness to be etched to define high aspect ratio contact hole, for example, a thickness of about 2-3 μm. Thedielectric layer 14′ can be formed of undoped silicon dioxide (SiO2) or doped SiO2, for example, silicon oxide deposited from tetraethylorthosilicate (TEOS), borophosphosilicate glass (BPSG), borosilicate glass (BSG), and phosphosilicate glass (PSG), or other materials such as nitrides (e.g., silicon nitrides (SixNy) such as Si3N4) or silicon oxynitrides (SiOxNy), in a single layer or multiple layers. Theunderlying substrate layer 16′ compositionally dissimilar to thedielectric layer 14′, and can be composed of a nitride etch stop layer (e.g., Si3N4), a refractory metal nitride such as titanium nitride, tungsten nitride, etc.), a silicon dioxide layer with different doping than a silicon dioxidedielectric layer 14′, a silicon layer such as monocrystalline silicon or polysilicon, a doped silicon region, a metal silicide such as titanium silicide, a metal interconnect, or other material layer. In the illustrated example,substrate layer 16′ is SiO2 with acontact area 24′ (e.g., polysilicon). - An etch-
resistant mask layer 28′, for example, photoresist or hard mask material, is formed over thedielectric layer 14′ and, as depicted, is patterned and etched to defineopenings 30′ that expose portions of the dielectric layer. - Referring to
FIG. 4 , thedielectric layer 14′ is etched to form a high aspectratio contact opening 12′ (i.e., contact hole and via, or other opening such as a trench) extending to theunderlying substrate layer 16′ for forming, for example, a contact hole for an interconnect level, a gate electrode, a capacitor electrode, a via, etc., in the fabrication of various devices or circuits, such as SRAMs, DRAMs, etc. Typically, the contact opening 12′ is etched to a high aspect ratio of about 1:15 to about 1:40, or about 1:20 to about 1:30, with a critical dimension (CD) (width) of less than about 100 nm or about 25-70 nm, and depth (d) of about 1-3 μm, for example. - In embodiments of the invention, the
dielectric layer 14′ is etched to form acontact hole 12′ using a HARC gas plasma (arrows ↓↓↓) generated according to the invention utilizing C4F8 (octafluorocyclobutane), C4F6 (hexafluorobutadiene) or a mixture thereof, an oxygen source, and an inert gas in combination with C2F4 (tetrafluoroethane). The C4F8, C4F6 and C2F4 gases generate CF2 radicals as a gas precursor for polymer deposition and CF3 + ions to etch the silicon oxide layer. In some embodiments, the etchant gas consists essentially of or consists of C4F8 and/or C4F6, an oxygen source(s), inert gas(es), and C2F4. - The oxygen source can be, for example, oxygen (O2), carbon monoxide (CO), or mixtures thereof, in amounts that do not diminish the performance of the etchant gases. The oxygen source will react with the carbon and fluorine-containing ions (CFx) within the plasma to adjust the amount of carbon and fluorine that attaches to the
sidewalls 18′, and to suppress “etch stop” that can result from carbon deposits on thebottom surface 26′ of thecontact openings 12′ hole. - Optionally, the etchant gas includes an inert carrier gas, which is known in the art, such as argon (Ar), xenon (Xe), neon (Ne), krypton (Kr) and helium (He). Carrier gases are present in the etchant to dilute the etchant gases so that excessive etching or deposition does not occur, to stabilize the plasma being generated, and to enhance the uniformity of the etching process. In some embodiments, xenon (Xe), neon (Ne), and/or krypton (Kr) are used as a carrier gas in lieu of or in combination with argon (Ar).
- In embodiments of the invention, the fluorocarbon feed gas is composed C4F8/O2/Ar/C2F4, C4F6/O2/Ar/C2F4 or C4F8/C4F6/O2/Ar/C2F4. In other embodiments, O2 is combined with or replaced by CO, and/or Ar is replaced by or combined with Xe, Ne, Kr and/or He. In various embodiments, the feed gas can comprise, consist essentially of or consist of the foregoing gases.
- The etch gas can optionally include one or more additional fluorocarbon gases having the general formula CxFy where x=1-6 and y=2-8, for example, CF4 (carbon tetrafluoride), C2F6 (hexafluoroethane), C3F6 (hexafluoropropylene), C3F8 (octafluoropropane), C5F8 (octafluorocyclopentene) and C6 F6 (perfluorobenzene) among others, and combinations thereof.
- It was found that adding C2F4 during a HARC etch utilizing an etch chemistry of C4F8 or C4F6 with an oxygen source and inert gas, provides the deposition of a thin and
conformal polymer layer 22′ to passivate thesidewalls 18′ of thecontact opening 12′ during etching to protect against lateral etching and minimize twisting and bowing of the contact hole, particularly during an overetch to remove remaining residual oxide over thesubstrate layer 16′, without having to compensate for the added polymerizing gas (i.e., C2F4). In some embodiments, the conformal polymer layer on the sidewalls of the opening has a thickness of about 5-20 Å for the depth profile of the opening. - The CFx-based polymer deposition that results from the addition of C2F4 to a C4F8 and/or C4F6 etch gas provides an improved passivation layer that is conformal and symmetrical, and deposits over the sidewalls as the contact hole is etched. The conformal polymer layer prevents ion-driven lateral etching or “bow” in localized areas of the sidewall to maintain critical dimension (CD) throughout the depth profile of the contact hole and reduce container deformation. The deposition of the conformal polymer layer on the sidewalls of the contact hole can also serve as a weak conduction path to dissipate charge at the bottom of the contact hole and reduce twisting. Also, symmetric polymer deposition reduces the probability of fowling a lateral electric field, which reduces twisting. Irregularities in intrafeature plasma-deposited polymer materials are known to transfer into the substrate to be etched. The very regular and conformal layer of polymer material that is generated by the present C4F8/C4F6/C2F4-based HARC chemistry reduces deformations and defects in the contact hole, while the simultaneous ion bombardment suppresses absorption or deposit of polymer on the etch front at the bottom of the contact hole, thus facilitating etching without impacting taper.
- Investigators have described patterning SiO2 using a gas mixture of trifluoroiodomethane (CF3I) and tetrafluoroethane (C2F4). However, CF3I is not a preferred etch chemistry because it is a highly corrosive gas and does not perform as well in achieving the desired contact hole profile. The present etch chemistries overcome those drawbacks and achieve a dynamic equilibrium such that polymer is deposited and removed at about the same rate, which prevents etch stop and provides continual passivation whereby the sidewalls are not exposed, this preventing a bow effect. The etching gases can also be controlled to avoid deposition of excess polymer residue that can cause twisting of the contact hole (e.g., as in
FIG. 2 ) and to limit the accumulation of plasma-deposited polymer residues on thebottom surface 26′ of thecontact opening 12′. - In embodiments of the invention, the etch gas plasma can be a mixture of gases for high aspect ratio etching of silicon oxide at a significantly higher rate than a nitride and/or
silicon substrate layer 16′, that is, the etch gas plasma is highly selective to nitrides and silicon. Such an etch gas plasma allows the etching of anoxide layer 14′ down to asubstrate layer 16′ without substantially damaging nitride or silicon layers. - In other embodiments, the etch gas can include a hydrocarbon such as CH4 (methane) and/or one or more hydrofluorocarbon feed gases having the general formula CxHyFz where x=1-6, y=1-6, and z=1-6, such as CHF3 (trifluoromethane), CH2F2 (difluoromethane), CH2F4 (tetrafluoroethane), CH3F (methyl fluoride), C2HF5 (pentafluoroethane), C2H2F4 (tetrafluoroethane), C2H5F (ethyl fluoride) C3HF5 (pentafluoropropene), C3HF7 (heptafluoropropane), C3H2F6 (hexafluoropropane), C3H3F3 (trifluoropropene), C3H3F5 (pentafluoropropane), C3H4F4 (tetrafluoropropane), C4HF7 (heptafluorobutene), C4HF9 (nonafluorobutane), C4H2F6, (hexafluorobutene), C4H2F8 (octafluorobutane), C5HF9 (nonafluoropentene), C5HF11 (undecafluoropentane), or any hydrofluorobenzene (e.g., C6H3F3), among others. Embodiments of an etch gas incorporating a hydrofluorocarbon gas include, for example, C4F8/CHF3/O2/Ar, among others. The inclusion of a hydrocarbon (e.g., CH4) and/or a hydrofluorocarbon feed gas is useful in etching dielectrics other than SiO2, including, for example, silicon nitride (e.g., SixNy such as Si3N4).
- The benefit of using C2F4 is that the deposited polymer is a CF-based polymer that is easily stripped/cleaned compared to Si-containing polymers formed by processes using an etch gas such as SiH4, SiF4 or SiCl4. The CF-based polymer generated from C2F4 is very conformal, which allows the C2F4 gas to be added without having to alter the amount of O2 in the C4F8/C4F6 etch gas to compensate for the added polymerizing gas (C2F4). In addition, the use of C2F4 does not result in over-deposit that can “choke off” the contact opening (i.e. breadloafing).
- Although embodiments of the etch plasma gas formed with C2F4 gas provides the desired conformal polymer deposition during etching, C2F4 gas is highly flammable and unstable when purified and can spontaneously polymerize in gas lines and during storage if exposed to trace amounts of O2. C2F4 can be stabilized but the stabilizing agents such as d-limonene (C10H16), carbon dioxide (CO2) or hydrochloric acid (HCl), can adversely effect the etch process. In addition, the expense of using C2F4 can be prohibitive.
- In other embodiments of the invention, a contact opening is etched in a dielectric layer using an etch gas that is composed of C4F8 and/or C4F6, an oxygen source (e.g., O2 and/or CO), inert gas(es), and a halofluorocarbon that will generate C2F4 to provide the same or similar polymer deposition during a dry etch of oxide as pure C2F4 fed into the C4F6—C4F8 etch plasma.
- The halofluorocarbon utilized in the etch gas is at least one of 1,2-dibromo tetrafluoroethane (BrCF2CF2Br, or C2F4Br2), 1,2-diiodo tetrafluoroethane (ICF2CF2I, or C2F4I2) and diiodo difluoromethane (CF2I2). The foregoing halofluorocarbons are stable liquid sources that will dissociate into CF2 radicals in a plasma. C2F4Br2 and C2F4I2 will dissociate under exposure to UV light (e.g., 266-193 nm) to form C2F4 which, in a plasma, forms two units of CF2 radicals.
- The use of C2F4 or the foregoing halofluorocarbons in a C4F6 and/or C4F8 etch gas plasma enabling more precise control of the CF2 radical generation in the plasma gas, resulting in the formation of a regular and conformal polymer layer on the sidewalls of the contact opening during etching to minimize bowing and twisting and improve profile control of the contact hole. The foregoing halofluorocarbons function as analogues of C2F4 and provide a process impact and polymer deposition during a dry etch similar to pure C2F4 that is fed into a C4F6 and/or C4F8 etch plasma, but with greater stability and without the problems posed by pure C2F4 which is flammable and can explosively polymerize upon exposure to oxygen.
- The plasma may be generated utilizing any known suitable etching device, such as an etcher available, for example, the APPLIED CENTURA ENABLER® Etch system from Applied Materials, Inc., the 2300 Exelan system from Lam Research Corporation, a TEL Unity SCCM Dielectric Etch Chamber from Tokyo Electron Limited, or any other high density plasma etcher. Examples of equipment and techniques for plasma etching are described in U.S. Pat. No. 6,123,862 to Donohoe et al., which is commonly assigned. It should be readily apparent to one skilled in the art that depending upon the particular etching apparatus utilized to generate the plasma various etch parameters such as the gas mixture, temperature, RF power, pressure, and gas flow rate, among others, can be varied to achieve the desired etch rate and etch characteristics of the plasma system.
- A
substrate 10′ (e.g., wafer) having adielectric layer 14′ to be etched is placed into a plasma reaction chamber of an appropriate apparatus for conducting the etching process, and the etchant gases are generally flowed into a plasma reaction chamber, and power is applied to induce a plasma from the etchant gases. In general, a plasma is formed over the surface of the wafer and a bias power is supplied to the substrate containing the wafer or to a support or chuck supporting the substrate, to accelerate ions from the reactant gases toward the surface. Species formed from the etchant gases (e.g., fluorine ions) impinge upon and react with the areas of thedielectric layer 14′ exposed through the patterned etch-resistant mask layer 28′ to etch away and advance the etch front. By-products, which may be volatile, can be exhausted from the reaction chamber through an exit port. - The etch process is conducted under conditions that simultaneously balance the etch process, i.e., plasma generating reactive neutral and ionic species, which etch dielectrics if the ions (CF3 +) possess sufficient energy supplied by the bias power at the wafer and deposit polymer material (via CF2 radicals) on the
sidewalls 18′ of the contact opening orhole 12′. Thebottom surface 26′ is bombarded by ions during an overetch in order to remove any remaining residual oxide over thesubstrate layer 16′. - The gas flows of C4F8, C4F6 and C2F4 are controlled to optimize the CF2 radical and CF3 + ion densities. In embodiments of the invention of a C4F8/C2F4 or C4F6/C2F4 etch gas, the gas flow rates into the plasma chamber are about 10-100 sccm for C4F8 or C4F6 (or about 50-70 sccm), about 50-150 sccm for C2F4 (or about 80-100 sccm), about 10-60 sccm for O2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm). Generally, the ratio of C4F8:C2F4 is about 0.25-1.5:1 (or about 0.5-1:1), and the ratio of C4F6:C2F4is about 0.25-1.5:1 (or about 0.5-1:1).
- In embodiments of a C4F8/C4F6/C2F4 etch gas, the gas flow rates are typically about 0-100 sccm for C4F8 (or about 20-70 sccm), about 0-100 sccm for C4F6 (or about 20-70 sccm), about 50-150 sccm for C2F4 (or about 80-100 sccm), about 10-60 sccm for O2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm), the combined total flow rate for C4F6 and C4F8 being a range of about 30-100 sccm (or about 50-70 sccm). Generally, the ratio of C4F8 and C4F6(combined):C2F4is about 0.25-1.5:1 (or about 0.5-1:1).
- In embodiments of the invention utilizing a halofluorocarbon to replace C2F4, the etch gas flow rates into the plasma chamber are about 10-100 sccm for C4F8 or C4F6 (or about 50-70 sccm), about 50-150 sccm for C2F4Br2 or C2F4I2 (or about 80-100 sccm), about 100-300 sccm for CF2I2 (or about 160-180 sccm), about 10-60 sccm for O2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm). The ratio of C4F8 or C4F6:C2F4Br2 or C2F4I2 is about 0.25-1.5:1 (or about 0.0.5-1:1), and the ratio of C4F8 or C4F6:CF2I2 is about 0.25-1.5:1 (or about 0.5-1:1).
- In other embodiments, the etch gas flow rates into the plasma chamber are about 0-100 sccm for C4F8 (or about 20-70 sccm) and about 0-100 sccm for C4F6 (or about 20-70 sccm) with the combined total flow for C4F6 and C4F8 at about 30-100 sccm (or about 50-70 sccm), about 50-150 sccm for C2F4Br2 or C2F4I2 (or about 80-100 sccm), about 50-150 sccm for CF2I2 (or about 80-100 sccm), about 10-60 sccm for O2 (or about 20-40 sccm), and about 500-1500 sccm for inert gas(es) (or about 900-1300 sccm). The ratio of C4F8 and C4F6:C2F4Br2 or C2F4I2 is about 0.25-1.5:1 (or about 0.5-1:1), and the ratio of C4F8 and C4F6:CF2I2 is about 0.25-1.5:1 (or about 0.5-1.0).
- The etch gas can optionally include additional fluorocarbon gas(es) (e.g., CF4, C2F6, etc.) with gas flow rates up to about 50 sccm (or about 10-50 sccm).
- Optionally, the etch gas can also include about a hydrocarbon such as CH4. Typical flow rates for CH4 are up to about 5 sccm (or up to about 20 sccm), and for hydrofluorocarbons up to about 5 sccm (or up to about 20 sccm).
- The flow rates of the various constituent gases of the etch gases can be adjusted as needed to provide suitable etching according to the methods of the invention, and to accommodate the size of the etching chamber and the wafer being etched. The power level of the plasma associated with the etch chamber and the pressure in the etch chamber should be sufficient to maintain the etching process. The source power level typically ranges from about 1000-3000 watts, the bias power level ranges from about 2000-7000 watts and the pressure generally ranges from about 10-30 mTorr.
- The present invention fours contact holes having a high aspect ratio without causing bowing or twisting of the hole, with the hole having a diameter (CD) that is substantially the same throughout the depth of the hole.
- After the etch of the
contact hole 12′ is completed, themask layer 28′ andpolymer layer 22′ can then be removed (stripped), for example, by dry etching with an oxygen plasma ashing step, or by a wet etch with a Piranha clean (H2SO4/H2O2). - The
substrate 10′ can undergo post-etch processing steps that are known in the art to fabricate desired components. For example, the resulting contact holes 12′ can be further processed, for example, by filling with a metal or conductive material such as copper, aluminum, silicon, Ti3N4, among others, to form contacts or conductive lines, for example, to an underlying active area, contact, or conductive line, or with a metal-insulator-metal-stack to form capacitors with a dielectric material such as Al2O3, HfO2, ZrO2, SrTiO3, and the like, in the fabrication of integrated circuit devices such as memory devices. Finished semiconductor wafers can be cut into dies, which may then be further processed into integrated circuit chips and incorporated in electronic devices. - Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations that operate according to the principles of the invention as described. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof. The disclosures of patents, references and publications cited in the application are incorporated by reference herein.
Claims (17)
1. An etch gas for etching a dielectric material, the etch gas comprising at least one of C4F6 and C4F8, an oxygen source, an inert gas, and C2F4.
2. The etch gas of claim 1 , further comprising an additional fluorocarbon gas having the general formula CxFy where x=1-6 and y=2-8.
3. The etch gas of claim 1 , further comprising a hydrofluorocarbon gas having the general formula CxHyFz where x=1-6, y=1-6 and z=1-6, or a mixture thereof.
4. An etch gas for plasma etching a dielectric material, the etch gas comprising at least one of C4F6 and C4F8, an oxygen source, an inert gas, and a halofluorocarbon selected from the group consisting of C2F4Br2, C2F4I2 and CF2I2.
5. The etch gas of claim 1 , consisting essentially of the at least one of C4F6 and C4F8, oxygen source, inert gas, and C2F4.
6. The etch gas of claim 4 , further comprising at least one of an additional fluorocarbon gas having the general formula CxFy where x=1-6 and y=2-8, and a hydrofluorocarbon gas having the general formula CxHyFz where x=1-6, y=1-6 and z=1-6.
7. The etch gas of claim 1 , wherein the oxygen source comprises oxygen (O2), carbon monoxide (CO), or mixtures thereof.
8. The etch gas of claim 1 , wherein the inert gas comprises argon (Ar), xenon (Xe), neon (Ne), krypton (Kr), or helium (He).
9. The etch gas of claim 1 , further comprising a stabilizing agent.
10. The etch gas of claim 1 , wherein a ratio of C4F8:C2F4 is from about 0.25:1 to 1.5:1.
11. The etch gas of claim 1 , wherein a ratio of C4F6:C2F4 is from about 0.25:1 to 1.5:1.
12. An etch gas consisting of at least one of C4F6 and C4F8, an oxygen source, an inert gas, and C2F4.
13. The etch gas of claim 12 , wherein the etch gas consists of C4F8, oxygen (O2), Ar, and C2F4.
14. The etch gas of claim 12 , wherein the etch gas consists of C4F6, oxygen (O2), Ar4 and C2F4.
15. The etch gas of claim 12 , wherein the etch gas consists of C4F8, C4F6, oxygen (O2), Ar, and C2F4.
16. An etch gas consisting of at least one of C4F6 and C4F8, an oxygen source, an inert gas, and a source of C2F4.
17. The etch gas of claim 16 , wherein the source of C2F4 comprises at least one of 1,2-dibromo tetrafluoroethane, 1,2-diiodo tetrafluoroethane, and diiodo difluoromethane.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/084,854 US20140077126A1 (en) | 2008-01-04 | 2013-11-20 | Method of etching a high aspect ratio contact |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/969,443 US8614151B2 (en) | 2008-01-04 | 2008-01-04 | Method of etching a high aspect ratio contact |
| US14/084,854 US20140077126A1 (en) | 2008-01-04 | 2013-11-20 | Method of etching a high aspect ratio contact |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/969,443 Division US8614151B2 (en) | 2008-01-04 | 2008-01-04 | Method of etching a high aspect ratio contact |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20140077126A1 true US20140077126A1 (en) | 2014-03-20 |
Family
ID=40342418
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/969,443 Active 2031-01-24 US8614151B2 (en) | 2008-01-04 | 2008-01-04 | Method of etching a high aspect ratio contact |
| US14/084,854 Abandoned US20140077126A1 (en) | 2008-01-04 | 2013-11-20 | Method of etching a high aspect ratio contact |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US11/969,443 Active 2031-01-24 US8614151B2 (en) | 2008-01-04 | 2008-01-04 | Method of etching a high aspect ratio contact |
Country Status (7)
| Country | Link |
|---|---|
| US (2) | US8614151B2 (en) |
| KR (1) | KR101158205B1 (en) |
| CN (1) | CN101911263B (en) |
| DE (1) | DE112008003598B4 (en) |
| GB (1) | GB2468458B (en) |
| TW (1) | TWI402908B (en) |
| WO (1) | WO2009088660A1 (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20170103901A1 (en) * | 2014-06-18 | 2017-04-13 | American Air Liquide, Inc. | Chemistries for tsv/mems/power device etching |
| US9647022B2 (en) * | 2015-02-12 | 2017-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-layer structure for high aspect ratio etch |
| US9812335B2 (en) | 2015-04-02 | 2017-11-07 | Samsung Electronics Co., Ltd. | Method of forming fine pattern of semiconductor device |
| US20180130670A1 (en) * | 2015-06-23 | 2018-05-10 | Tokyo Electron Limited | Etching method |
| US20190080923A1 (en) * | 2017-09-11 | 2019-03-14 | Toshiba Memory Corporation | Plasma etching method and method of fabricating semiconductor device |
| WO2020112256A1 (en) * | 2018-11-26 | 2020-06-04 | Micron Technology, Inc. | Memory arrays and methods used in forming a memory array |
| WO2020117978A1 (en) * | 2018-12-04 | 2020-06-11 | Sunrise Memory Corporation | Methods for forming multilayer horizontal nor-type thin-film memory strings |
| US11069598B2 (en) * | 2019-06-18 | 2021-07-20 | Micron Technology, Inc. | Memory arrays and methods used in forming a memory array and conductive through-array-vias (TAVs) |
| WO2022146697A1 (en) * | 2020-12-28 | 2022-07-07 | L'air Liquide, Societe Anonyme Pour L'etude Et L'exploitation Des Procededs Georges Claude | High conductive passivation layers and method of forming the same during high aspect ratio plasna etching |
| US20220223430A1 (en) * | 2021-01-12 | 2022-07-14 | Kioxia Corporation | Plasma etching method and plasma etching apparatus |
| US11437244B2 (en) * | 2017-04-06 | 2022-09-06 | Kanto Denka Kogyo Co., Ltd. | Dry etching gas composition and dry etching method |
| US20230094212A1 (en) * | 2021-09-30 | 2023-03-30 | Tokyo Electron Limited | Plasma etch process for fabricating high aspect ratio (har) features |
| WO2026080062A1 (en) * | 2024-10-08 | 2026-04-16 | Applied Materials, Inc. | High aspect ratio etching into carbon-containing materials |
Families Citing this family (64)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20090103049A (en) * | 2008-03-27 | 2009-10-01 | 주식회사 하이닉스반도체 | Method of fabricating semiconductor device |
| JP2010272758A (en) * | 2009-05-22 | 2010-12-02 | Hitachi High-Technologies Corp | Plasma etching method for material to be etched |
| KR101096249B1 (en) * | 2009-05-29 | 2011-12-22 | 주식회사 하이닉스반도체 | Method for fabricating mask and mask thereby |
| US8623148B2 (en) * | 2009-09-10 | 2014-01-07 | Matheson Tri-Gas, Inc. | NF3 chamber clean additive |
| JP5373669B2 (en) * | 2010-03-05 | 2013-12-18 | 東京エレクトロン株式会社 | Manufacturing method of semiconductor device |
| US9039909B2 (en) * | 2011-02-28 | 2015-05-26 | Tokyo Electron Limited | Plasma etching method, semiconductor device manufacturing method and computer-readable storage medium |
| US20130344702A1 (en) * | 2011-03-04 | 2013-12-26 | Tokyo Electron Limited | Method of etching silicon nitride films |
| US8557683B2 (en) | 2011-06-15 | 2013-10-15 | Applied Materials, Inc. | Multi-step and asymmetrically shaped laser beam scribing |
| US8759197B2 (en) | 2011-06-15 | 2014-06-24 | Applied Materials, Inc. | Multi-step and asymmetrically shaped laser beam scribing |
| US8598016B2 (en) * | 2011-06-15 | 2013-12-03 | Applied Materials, Inc. | In-situ deposited mask layer for device singulation by laser scribing and plasma etch |
| US8557682B2 (en) | 2011-06-15 | 2013-10-15 | Applied Materials, Inc. | Multi-layer mask for substrate dicing by laser and plasma etch |
| US9029242B2 (en) | 2011-06-15 | 2015-05-12 | Applied Materials, Inc. | Damage isolation by shaped beam delivery in laser scribing process |
| US8703581B2 (en) | 2011-06-15 | 2014-04-22 | Applied Materials, Inc. | Water soluble mask for substrate dicing by laser and plasma etch |
| US9190316B2 (en) | 2011-10-26 | 2015-11-17 | Globalfoundries U.S. 2 Llc | Low energy etch process for nitrogen-containing dielectric layer |
| US8765613B2 (en) | 2011-10-26 | 2014-07-01 | International Business Machines Corporation | High selectivity nitride etch process |
| US20130122707A1 (en) * | 2011-11-14 | 2013-05-16 | Daisuke Shimizu | Methods of polymers deposition for forming reduced critical dimensions |
| CN104885203B (en) | 2012-10-30 | 2017-08-01 | 乔治洛德方法研究和开发液化空气有限公司 | Fluorocarbon Molecules for High Aspect Ratio Oxide Etching |
| CN103871868A (en) * | 2012-12-11 | 2014-06-18 | 北大方正集团有限公司 | Straight hole etching method |
| US9533873B2 (en) | 2013-02-05 | 2017-01-03 | Butterfly Network, Inc. | CMOS ultrasonic transducers and related apparatus and methods |
| WO2014151525A2 (en) | 2013-03-15 | 2014-09-25 | Butterfly Network, Inc. | Complementary metal oxide semiconductor (cmos) ultrasonic transducers and methods for forming the same |
| US9165785B2 (en) * | 2013-03-29 | 2015-10-20 | Tokyo Electron Limited | Reducing bowing bias in etching an oxide layer |
| WO2014197324A1 (en) * | 2013-06-04 | 2014-12-11 | Tokyo Electron Limited | Mitigation of asymmetrical profile in self aligned patterning etch |
| US9287124B2 (en) * | 2013-08-30 | 2016-03-15 | Applied Materials, Inc. | Method of etching a boron doped carbon hardmask |
| TWI612182B (en) | 2013-09-09 | 2018-01-21 | 液態空氣喬治斯克勞帝方法研究開發股份有限公司 | Method of etching semiconductor structure with etching gas |
| US9748366B2 (en) * | 2013-10-03 | 2017-08-29 | Applied Materials, Inc. | Etching oxide-nitride stacks using C4F6H2 |
| US10109496B2 (en) * | 2013-12-30 | 2018-10-23 | The Chemours Company Fc, Llc | Chamber cleaning and semiconductor etching gases |
| CA2946133A1 (en) | 2014-04-18 | 2015-10-22 | Butterfly Network, Inc. | Ultrasonic transducers in complementary metal oxide semiconductor (cmos) wafers and related apparatus and methods |
| US9385187B2 (en) | 2014-04-25 | 2016-07-05 | Texas Instruments Incorporated | High breakdown N-type buried layer |
| US9067779B1 (en) | 2014-07-14 | 2015-06-30 | Butterfly Network, Inc. | Microfabricated ultrasonic transducers and related apparatus and methods |
| US20180277387A1 (en) * | 2014-08-06 | 2018-09-27 | American Air Liquide, Inc. | Gases for low damage selective silicon nitride etching |
| US10217681B1 (en) * | 2014-08-06 | 2019-02-26 | American Air Liquide, Inc. | Gases for low damage selective silicon nitride etching |
| KR102333443B1 (en) | 2014-10-24 | 2021-12-02 | 삼성전자주식회사 | Method for manufacturing semiconductor device using the same |
| CN105655283A (en) * | 2014-11-13 | 2016-06-08 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Isolation etching method for shallow trench with high depth-to-width ratio |
| US9337292B1 (en) * | 2014-11-26 | 2016-05-10 | Texas Instruments Incorporated | Very high aspect ratio contact |
| CN106298502B (en) * | 2015-05-18 | 2019-04-09 | 中微半导体设备(上海)股份有限公司 | A method for etching multi-layer materials using plasma |
| US9934984B2 (en) | 2015-09-09 | 2018-04-03 | International Business Machines Corporation | Hydrofluorocarbon gas-assisted plasma etch for interconnect fabrication |
| US9627215B1 (en) * | 2015-09-25 | 2017-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for interconnection |
| US9987661B2 (en) | 2015-12-02 | 2018-06-05 | Butterfly Network, Inc. | Biasing of capacitive micromachined ultrasonic transducers (CMUTs) and related apparatus and methods |
| CN108091570B (en) * | 2016-11-23 | 2020-09-04 | 中芯国际集成电路制造(北京)有限公司 | Semiconductor device and method for manufacturing the same |
| US10607850B2 (en) * | 2016-12-30 | 2020-03-31 | American Air Liquide, Inc. | Iodine-containing compounds for etching semiconductor structures |
| US10196261B2 (en) | 2017-03-08 | 2019-02-05 | Butterfly Network, Inc. | Microfabricated ultrasonic transducers and related apparatus and methods |
| US10079154B1 (en) * | 2017-03-20 | 2018-09-18 | Lam Research Corporation | Atomic layer etching of silicon nitride |
| EP3642611B1 (en) | 2017-06-21 | 2024-02-14 | Butterfly Network, Inc. | Microfabricated ultrasonic transducer having individual cells with electrically isolated electrode sections |
| US11075084B2 (en) * | 2017-08-31 | 2021-07-27 | L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude | Chemistries for etching multi-stacked layers |
| KR102487054B1 (en) | 2017-11-28 | 2023-01-13 | 삼성전자주식회사 | Etching method and methods of manufacturing semiconductor device using the same |
| CN110970297B (en) * | 2018-09-29 | 2024-06-07 | 长鑫存储技术有限公司 | Compensation etching method and structure, semiconductor device and preparation method thereof |
| DE102019131909B4 (en) * | 2018-11-30 | 2024-10-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | DEVICE AND MANUFACTURING METHOD |
| US10629451B1 (en) * | 2019-02-01 | 2020-04-21 | American Air Liquide, Inc. | Method to improve profile control during selective etching of silicon nitride spacers |
| KR102904251B1 (en) * | 2019-02-18 | 2025-12-24 | 도쿄엘렉트론가부시키가이샤 | Etching method |
| US11171013B2 (en) * | 2019-04-22 | 2021-11-09 | University Of Maryland, College Park | Leveraging precursor molecular composition and structure for atomic layer etching |
| US12237175B2 (en) * | 2019-06-04 | 2025-02-25 | Lam Research Corporation | Polymerization protective liner for reactive ion etch in patterning |
| JP7339032B2 (en) * | 2019-06-28 | 2023-09-05 | 東京エレクトロン株式会社 | Substrate processing method and substrate processing apparatus |
| CN110544627A (en) * | 2019-09-12 | 2019-12-06 | 长江存储科技有限责任公司 | Etching method and etching gas for high aspect ratio opening |
| CN110767658A (en) * | 2019-10-30 | 2020-02-07 | 上海华力微电子有限公司 | Forming method of flash memory device |
| KR102244862B1 (en) * | 2020-08-04 | 2021-04-27 | (주)원익머트리얼즈 | Etch gas mixture and pattern formation method using the same |
| CN116325088A (en) * | 2020-10-15 | 2023-06-23 | 株式会社力森诺科 | Etching gas, method for producing same, etching method, and method for producing semiconductor element |
| KR102244885B1 (en) * | 2021-02-03 | 2021-04-27 | (주)원익머트리얼즈 | Etch gas mixture with high selectivity and pattern formation method using the same |
| US11342336B1 (en) | 2021-02-03 | 2022-05-24 | Micron Technology, Inc. | Integrated circuitry, memory circuitry, method used in forming integrated circuitry, and method used in forming memory circuitry |
| KR102927170B1 (en) | 2021-03-24 | 2026-02-11 | 삼성전자 주식회사 | Etching gas composition, method of forming micropatterns using the same, and method of fabricating vertical semiconductor device |
| CN113471049B (en) | 2021-06-30 | 2022-07-26 | 北京屹唐半导体科技股份有限公司 | Method for processing workpiece, plasma etching machine and semiconductor device |
| CN114300354B (en) * | 2021-12-17 | 2024-10-25 | 北京北方华创微电子装备有限公司 | Manufacturing method of asymmetric semiconductor structure |
| KR20230121424A (en) | 2022-02-11 | 2023-08-18 | 삼성전자주식회사 | Semiconductor device |
| US12400863B2 (en) * | 2022-03-25 | 2025-08-26 | Tokyo Electron Limited | Method for etching for semiconductor fabrication |
| CN117908599B (en) * | 2024-01-18 | 2024-10-11 | 苏州恩腾半导体科技有限公司 | Method and apparatus for dynamically controlling the temperature of a wet etch process |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2407419A (en) * | 1943-02-15 | 1946-09-10 | Du Pont | Stabilization of tetrafluoroethylene |
| EP0246514A2 (en) * | 1986-05-16 | 1987-11-25 | Air Products And Chemicals, Inc. | Deep trench etching of single crystal silicon |
| US20010012694A1 (en) * | 1998-02-24 | 2001-08-09 | Coburn John W. | Plasma etching method using low ionization potential gas |
| US20030045114A1 (en) * | 2001-06-19 | 2003-03-06 | Tuqiang Ni | Plasma etching of dielectric layer with etch profile control |
| US20030196989A1 (en) * | 1999-07-19 | 2003-10-23 | Chartered Semiconductor Manufacturing Ltd. | Selective & damage free Cu cleaning process for pre-dep, post etch/CMP |
| US20030232504A1 (en) * | 2002-06-14 | 2003-12-18 | Aaron Eppler | Process for etching dielectric films with improved resist and/or etch profile characteristics |
| US20040175925A1 (en) * | 2003-03-04 | 2004-09-09 | Hyun-Mog Park | Dielectric with sidewall passivating layer |
| US7074723B2 (en) * | 2002-08-02 | 2006-07-11 | Applied Materials, Inc. | Method of plasma etching a deeply recessed feature in a substrate using a plasma source gas modulated etchant system |
| WO2007105261A1 (en) * | 2006-03-09 | 2007-09-20 | Philtech Inc. | Method of dry etching of interlayer insulation film |
| US20070231715A1 (en) * | 2006-04-04 | 2007-10-04 | Hak-Seung Han | Photomask using separated exposure technique, method of fabricating photomask, and apparatus for fabricating photomask by using the method |
| WO2007116515A1 (en) * | 2006-04-07 | 2007-10-18 | Philtech Inc. | Semiconductor device, process for producing the same, method of dry etching, and process for fabricating wiring material |
Family Cites Families (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4381384A (en) * | 1981-08-17 | 1983-04-26 | E. I. Du Pont De Nemours And Company | Continuous polymerization process |
| US5431772A (en) * | 1991-05-09 | 1995-07-11 | International Business Machines Corporation | Selective silicon nitride plasma etching process |
| US5662770A (en) * | 1993-04-16 | 1997-09-02 | Micron Technology, Inc. | Method and apparatus for improving etch uniformity in remote source plasma reactors with powered wafer chucks |
| JP3623256B2 (en) * | 1993-06-30 | 2005-02-23 | 株式会社東芝 | Surface treatment method and surface treatment apparatus |
| US5468341A (en) * | 1993-12-28 | 1995-11-21 | Nec Corporation | Plasma-etching method and apparatus therefor |
| EP0792516B1 (en) | 1994-11-18 | 1999-03-10 | Advanced Micro Devices, Inc. | Silicon nitride etch process with critical dimension gain |
| JP3778299B2 (en) | 1995-02-07 | 2006-05-24 | 東京エレクトロン株式会社 | Plasma etching method |
| US20020076935A1 (en) * | 1997-10-22 | 2002-06-20 | Karen Maex | Anisotropic etching of organic-containing insulating layers |
| DE19803997B4 (en) * | 1998-02-02 | 2018-01-25 | Giesecke+Devrient Currency Technology Gmbh | value document |
| US6174451B1 (en) * | 1998-03-27 | 2001-01-16 | Applied Materials, Inc. | Oxide etch process using hexafluorobutadiene and related unsaturated hydrofluorocarbons |
| JP3336975B2 (en) * | 1998-03-27 | 2002-10-21 | 日本電気株式会社 | Substrate processing method |
| US6123862A (en) * | 1998-04-24 | 2000-09-26 | Micron Technology, Inc. | Method of forming high aspect ratio apertures |
| JP2991192B1 (en) * | 1998-07-23 | 1999-12-20 | 日本電気株式会社 | Plasma processing method and plasma processing apparatus |
| US6184119B1 (en) | 1999-03-15 | 2001-02-06 | Vlsi Technology, Inc. | Methods for reducing semiconductor contact resistance |
| US6890863B1 (en) * | 2000-04-27 | 2005-05-10 | Micron Technology, Inc. | Etchant and method of use |
| KR100465596B1 (en) * | 2000-05-24 | 2005-01-13 | 주식회사 하이닉스반도체 | A manufacturing method for semiconductor device |
| US6544895B1 (en) * | 2000-08-17 | 2003-04-08 | Micron Technology, Inc. | Methods for use of pulsed voltage in a plasma reactor |
| US6485572B1 (en) * | 2000-08-28 | 2002-11-26 | Micron Technology, Inc. | Use of pulsed grounding source in a plasma reactor |
| US7112533B2 (en) * | 2000-08-31 | 2006-09-26 | Micron Technology, Inc. | Plasma etching system and method |
| JP2002110647A (en) * | 2000-09-29 | 2002-04-12 | Hitachi Ltd | Method for manufacturing semiconductor integrated circuit device |
| US6821884B2 (en) * | 2001-02-15 | 2004-11-23 | Interuniversitair Microelektronica Centrum (Imec) | Method of fabricating a semiconductor device |
| US6962879B2 (en) * | 2001-03-30 | 2005-11-08 | Lam Research Corporation | Method of plasma etching silicon nitride |
| US20020142610A1 (en) * | 2001-03-30 | 2002-10-03 | Ting Chien | Plasma etching of dielectric layer with selectivity to stop layer |
| WO2002095800A2 (en) * | 2001-05-22 | 2002-11-28 | Reflectivity, Inc. | A method for making a micromechanical device by removing a sacrificial layer with multiple sequential etchants |
| US6921725B2 (en) * | 2001-06-28 | 2005-07-26 | Micron Technology, Inc. | Etching of high aspect ratio structures |
| US6989108B2 (en) * | 2001-08-30 | 2006-01-24 | Micron Technology, Inc. | Etchant gas composition |
| DE10309711A1 (en) * | 2001-09-14 | 2004-09-16 | Robert Bosch Gmbh | Method for etching structures in an etching body with a plasma |
| JP4073204B2 (en) * | 2001-11-19 | 2008-04-09 | 株式会社荏原製作所 | Etching method |
| US6833325B2 (en) * | 2002-10-11 | 2004-12-21 | Lam Research Corporation | Method for plasma etching performance enhancement |
| US7169695B2 (en) * | 2002-10-11 | 2007-01-30 | Lam Research Corporation | Method for forming a dual damascene structure |
| US7977390B2 (en) * | 2002-10-11 | 2011-07-12 | Lam Research Corporation | Method for plasma etching performance enhancement |
| US6942816B2 (en) * | 2003-02-12 | 2005-09-13 | Lam Research Corporation | Methods of reducing photoresist distortion while etching in a plasma processing system |
| US7291550B2 (en) * | 2004-02-13 | 2007-11-06 | Chartered Semiconductor Manufacturing Ltd. | Method to form a contact hole |
| US7344975B2 (en) * | 2005-08-26 | 2008-03-18 | Micron Technology, Inc. | Method to reduce charge buildup during high aspect ratio contact etch |
| JP2007180493A (en) * | 2005-11-30 | 2007-07-12 | Elpida Memory Inc | Manufacturing method of semiconductor device |
| JP5067068B2 (en) * | 2007-08-17 | 2012-11-07 | 東京エレクトロン株式会社 | Semiconductor device manufacturing method and storage medium |
-
2008
- 2008-01-04 US US11/969,443 patent/US8614151B2/en active Active
- 2008-12-16 WO PCT/US2008/086921 patent/WO2009088660A1/en not_active Ceased
- 2008-12-16 GB GB1011217.5A patent/GB2468458B/en not_active Expired - Fee Related
- 2008-12-16 KR KR1020107017325A patent/KR101158205B1/en active Active
- 2008-12-16 CN CN200880123894.6A patent/CN101911263B/en active Active
- 2008-12-16 DE DE112008003598.9T patent/DE112008003598B4/en active Active
- 2008-12-30 TW TW097151480A patent/TWI402908B/en active
-
2013
- 2013-11-20 US US14/084,854 patent/US20140077126A1/en not_active Abandoned
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2407419A (en) * | 1943-02-15 | 1946-09-10 | Du Pont | Stabilization of tetrafluoroethylene |
| EP0246514A2 (en) * | 1986-05-16 | 1987-11-25 | Air Products And Chemicals, Inc. | Deep trench etching of single crystal silicon |
| US20010012694A1 (en) * | 1998-02-24 | 2001-08-09 | Coburn John W. | Plasma etching method using low ionization potential gas |
| US20030196989A1 (en) * | 1999-07-19 | 2003-10-23 | Chartered Semiconductor Manufacturing Ltd. | Selective & damage free Cu cleaning process for pre-dep, post etch/CMP |
| US20030045114A1 (en) * | 2001-06-19 | 2003-03-06 | Tuqiang Ni | Plasma etching of dielectric layer with etch profile control |
| US20030232504A1 (en) * | 2002-06-14 | 2003-12-18 | Aaron Eppler | Process for etching dielectric films with improved resist and/or etch profile characteristics |
| US7074723B2 (en) * | 2002-08-02 | 2006-07-11 | Applied Materials, Inc. | Method of plasma etching a deeply recessed feature in a substrate using a plasma source gas modulated etchant system |
| US20040175925A1 (en) * | 2003-03-04 | 2004-09-09 | Hyun-Mog Park | Dielectric with sidewall passivating layer |
| WO2007105261A1 (en) * | 2006-03-09 | 2007-09-20 | Philtech Inc. | Method of dry etching of interlayer insulation film |
| US20070231715A1 (en) * | 2006-04-04 | 2007-10-04 | Hak-Seung Han | Photomask using separated exposure technique, method of fabricating photomask, and apparatus for fabricating photomask by using the method |
| WO2007116515A1 (en) * | 2006-04-07 | 2007-10-18 | Philtech Inc. | Semiconductor device, process for producing the same, method of dry etching, and process for fabricating wiring material |
Cited By (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10720335B2 (en) | 2014-06-18 | 2020-07-21 | American Air Liquide, Inc. | Chemistries for TSV/MEMS/power device etching |
| US9892932B2 (en) * | 2014-06-18 | 2018-02-13 | L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude | Chemistries for TSV/MEMS/power device etching |
| US10103031B2 (en) | 2014-06-18 | 2018-10-16 | L'Air Liquide Société Anonyme pour l'Etude et l'Exploitation des Georges Claude | Chemistries for TSV/MEMS/power device etching |
| US20170103901A1 (en) * | 2014-06-18 | 2017-04-13 | American Air Liquide, Inc. | Chemistries for tsv/mems/power device etching |
| US9647022B2 (en) * | 2015-02-12 | 2017-05-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-layer structure for high aspect ratio etch |
| US9812335B2 (en) | 2015-04-02 | 2017-11-07 | Samsung Electronics Co., Ltd. | Method of forming fine pattern of semiconductor device |
| US20180130670A1 (en) * | 2015-06-23 | 2018-05-10 | Tokyo Electron Limited | Etching method |
| US10916442B2 (en) * | 2015-06-23 | 2021-02-09 | Tokyo Electron Limited | Etching method |
| US11437244B2 (en) * | 2017-04-06 | 2022-09-06 | Kanto Denka Kogyo Co., Ltd. | Dry etching gas composition and dry etching method |
| US10529582B2 (en) * | 2017-09-11 | 2020-01-07 | Toshiba Memory Corporation | Plasma etching method and method of fabricating semiconductor device |
| US20190080923A1 (en) * | 2017-09-11 | 2019-03-14 | Toshiba Memory Corporation | Plasma etching method and method of fabricating semiconductor device |
| WO2020112256A1 (en) * | 2018-11-26 | 2020-06-04 | Micron Technology, Inc. | Memory arrays and methods used in forming a memory array |
| US10756105B2 (en) | 2018-11-26 | 2020-08-25 | Micron Technology, Inc. | Memory arrays and methods used in forming a memory array |
| US11404431B2 (en) | 2018-12-04 | 2022-08-02 | Sunrise Memory Corporation | Methods for forming multilayer horizontal NOR-type thin-film memory strings |
| WO2020117978A1 (en) * | 2018-12-04 | 2020-06-11 | Sunrise Memory Corporation | Methods for forming multilayer horizontal nor-type thin-film memory strings |
| US12295143B2 (en) | 2018-12-04 | 2025-05-06 | Sunrise Memory Corporation | Methods for forming multilayer horizontal NOR-type thin-film memory strings |
| US11069598B2 (en) * | 2019-06-18 | 2021-07-20 | Micron Technology, Inc. | Memory arrays and methods used in forming a memory array and conductive through-array-vias (TAVs) |
| US11705385B2 (en) * | 2019-06-18 | 2023-07-18 | Micron Technology, Inc. | Memory arrays and methods used in forming a memory array and conductive through-array-vias (TAVs) |
| US20210343624A1 (en) * | 2019-06-18 | 2021-11-04 | Micron Technology, Inc. | Memory Arrays And Methods Used In Forming A Memory Array And Conductive Through-Array-Vias (TAVs) |
| WO2022146697A1 (en) * | 2020-12-28 | 2022-07-07 | L'air Liquide, Societe Anonyme Pour L'etude Et L'exploitation Des Procededs Georges Claude | High conductive passivation layers and method of forming the same during high aspect ratio plasna etching |
| US12106971B2 (en) | 2020-12-28 | 2024-10-01 | American Air Liquide, Inc. | High conductive passivation layers and method of forming the same during high aspect ratio plasma etching |
| US20220223430A1 (en) * | 2021-01-12 | 2022-07-14 | Kioxia Corporation | Plasma etching method and plasma etching apparatus |
| US12230504B2 (en) * | 2021-01-12 | 2025-02-18 | Kioxia Corporation | Plasma etching method and plasma etching apparatus |
| US20230094212A1 (en) * | 2021-09-30 | 2023-03-30 | Tokyo Electron Limited | Plasma etch process for fabricating high aspect ratio (har) features |
| WO2026080062A1 (en) * | 2024-10-08 | 2026-04-16 | Applied Materials, Inc. | High aspect ratio etching into carbon-containing materials |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2009088660A1 (en) | 2009-07-16 |
| KR101158205B1 (en) | 2012-06-20 |
| US8614151B2 (en) | 2013-12-24 |
| CN101911263A (en) | 2010-12-08 |
| GB2468458A (en) | 2010-09-08 |
| TW200949929A (en) | 2009-12-01 |
| DE112008003598T5 (en) | 2010-12-16 |
| GB2468458B (en) | 2013-02-20 |
| DE112008003598B4 (en) | 2016-09-01 |
| US20090176375A1 (en) | 2009-07-09 |
| CN101911263B (en) | 2012-07-18 |
| GB201011217D0 (en) | 2010-08-18 |
| KR20100098580A (en) | 2010-09-07 |
| TWI402908B (en) | 2013-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8614151B2 (en) | Method of etching a high aspect ratio contact | |
| US7547635B2 (en) | Process for etching dielectric films with improved resist and/or etch profile characteristics | |
| US8088691B2 (en) | Selective etch chemistries for forming high aspect ratio features and associated structures | |
| US6380095B1 (en) | Silicon trench etch using silicon-containing precursors to reduce or avoid mask erosion | |
| US6537918B2 (en) | Method for etching silicon oxynitride and dielectric antireflection coatings | |
| US20070224829A1 (en) | Use Of Hypofluorites, Fluoroperoxides, And/Or Fluorotrioxides As Oxidizing Agent In Fluorocarbon Etch Plasmas | |
| US6171974B1 (en) | High selectivity oxide etch process for integrated circuit structures | |
| CN1860595A (en) | Method for plasma etching low K organosilicate materials | |
| KR100782632B1 (en) | Etching Method of Insulating Film | |
| KR101877827B1 (en) | Etching gas and etching method | |
| US6372634B1 (en) | Plasma etch chemistry and method of improving etch control | |
| CN100423208C (en) | Plasma etching method, etching tool and method for etching member | |
| KR20020010592A (en) | Enhancement of silicon oxide etch rate and substrate selectivity with xenon addition | |
| US6969685B1 (en) | Etching a dielectric layer in an integrated circuit structure having a metal hard mask layer | |
| CN110571150B (en) | Etching method of high-aspect-ratio opening and semiconductor device | |
| JP3363782B2 (en) | Highly selective oxide etching process for integrated circuit structures | |
| US20250079127A1 (en) | Dielectric plasma etching using c2h2f2 | |
| TW202543978A (en) | Hydrofluorocarbon compounds and their use in integrated circuit manufacturing processes | |
| JP2014192322A (en) | Etching method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |