US7916864B2 - Graphics processing unit used for cryptographic processing - Google Patents

Graphics processing unit used for cryptographic processing Download PDF

Info

Publication number
US7916864B2
US7916864B2 US11/350,137 US35013706A US7916864B2 US 7916864 B2 US7916864 B2 US 7916864B2 US 35013706 A US35013706 A US 35013706A US 7916864 B2 US7916864 B2 US 7916864B2
Authority
US
United States
Prior art keywords
processing unit
graphics processing
encrypted
operations
computing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/350,137
Other languages
English (en)
Other versions
US20070198412A1 (en
Inventor
Norbert Juffa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nvidia Corp
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia Corp filed Critical Nvidia Corp
Priority to US11/350,137 priority Critical patent/US7916864B2/en
Assigned to NVIDIA CORPORATION reassignment NVIDIA CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JUFFA, NORBERT
Priority to EP07002622.4A priority patent/EP1821201B1/de
Priority to CN2007100075949A priority patent/CN101017557B/zh
Priority to JP2007029523A priority patent/JP2007233381A/ja
Priority to TW096104623A priority patent/TWI380658B/zh
Publication of US20070198412A1 publication Critical patent/US20070198412A1/en
Application granted granted Critical
Publication of US7916864B2 publication Critical patent/US7916864B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/3824—Accepting both fixed-point and floating-point numbers

Definitions

  • the field of the invention relates generally to computer systems and more specifically to the use of a graphics processing unit for cryptographic processing.
  • SSL secure sockets layer
  • the SSL protocol provides very good security but its key exchange and authentication component requires computationally expensive operations.
  • An example of such operations known in the art is the RSA public key system using key lengths of up to 2048 bits. As a result, administering the SSL protocol has become a substantial computational burden on servers that perform secure transactions.
  • One conventional encryption/decryption implementation uses a general purpose microprocessor to perform all aspects of the encryption/decryption operation, including the large number of multiply operations required to perform RSA based key exchange and authentication.
  • this implementation has the advantage that it can be performed using a conventional microprocessor without any additional specialized hardware, this solution has the disadvantage that it may suffer from poor performance due to the low multiplication throughput of the microprocessor.
  • Another conventional implementation uses a dedicated encryption/decryption hardware card to provide specialized logic for performing the described multiplication algorithm.
  • This hardware card typically includes additional multiplication logic for performing each component of the multiplication algorithm more quickly than a general purpose microprocessor.
  • this solution has the disadvantage that such hardware cards are very expensive.
  • a graphics processing unit is used for cryptographic processing.
  • a graphics processing unit can support cryptographic processing effectively because it has an architecture that is configured to handle a large number of parallel processes, much more so than conventional microprocessors.
  • most computing devices come equipped with graphics processing units and, as a result, effective cryptographic processing solutions can be provided without incurring additional hardware costs.
  • a graphics processing unit that is capable of both floating point and integer operations is used for cryptographic processing.
  • a graphics processing unit that is capable of integer operations performs wide multiplication operations, which are common in cryptographic processing, more efficiently than one that is capable of only floating point operations.
  • a graphics processing unit that is capable of integer operations performs certain operations that are carried out during bulk encryption and decryption, such as bit manipulation (e.g., shifts, rotates) that cannot be done by a graphics processing unit that is capable of only floating point operations.
  • bit manipulation e.g., shifts, rotates
  • the present invention also provides methods for authenticating online transactions and securely exchanging large amounts of data over a computer network using a graphics processing unit.
  • the method for authenticating online transactions includes the steps of receiving a secure transaction request from a client computer and transmitting a certificate and a public key in response thereto, receiving an encrypted key from the client computer and decrypting the encrypted key using a graphics processing unit, and transmitting a message to the client computer that the encrypted key has been successfully decrypted.
  • the method for authenticating online transactions may further comprise the steps of receiving encrypted transaction data from the client computer, decrypting the encrypted transaction data using the graphics processing unit, and generating and encrypting a transaction response message and transmitting the encrypted transaction response message to the client computer.
  • the method for securely exchanging large amounts of data over a computer network includes the steps of partitioning the data into a plurality of data blocks, encrypting each of the data blocks using the graphics processing unit, merging the encrypted data blocks into an encrypted dataset, and transmitting the encrypted dataset over the computer network.
  • the method for securely exchanging large amounts of data over a computer network may further comprise the steps of receiving the encrypted dataset over the computer network, partitioning the encrypted dataset into a plurality of data blocks, decrypting each of the encrypted data blocks using the graphics processing unit, combining the decrypted blocks into a decrypted dataset, and transmitting an acknowledgement of receipt and successful decryption over the computer network.
  • FIG. 1 illustrates a computing device according to an embodiment of the invention
  • FIG. 2 is a conceptual diagram that illustrates various software layers that enable the graphics processing unit to be used for cryptographic processing
  • FIG. 3 illustrates a typical secure web transaction environment
  • FIG. 4 illustrates a flowchart of method steps for processing a secure web transaction
  • FIG. 5 illustrates a typical bulk encryption/decryption environment
  • FIG. 6 illustrates a flowchart of method steps for performing a bulk encryption/decryption.
  • FIG. 1 illustrates a computing device 100 according to an embodiment of the present invention.
  • the computing device 100 includes a graphics adapter 102 , a graphics and memory controller hub 104 (sometimes referred to as a “northbridge”), a main memory 106 , a central processing unit (CPU) 108 , an I/O controller hub 110 (sometimes referred to as a “southbridge”), a network interface device 112 , a series of hard drives 114 , and a series of USB devices 116 .
  • the graphics adapter 102 includes a graphics processing unit (GPU) 117 and a GPU memory 118 .
  • the GPU 117 is coupled to the GPU memory 118 through a link 119 .
  • the graphics and memory controller hub 104 is coupled to the CPU 108 , the main memory 106 , the graphics adapter 102 and the I/O controller hub 110 through links 120 , 126 , 124 and 122 , respectively.
  • the I/O controller hub 110 is coupled to the network interface device 112 , the series of hard drives 114 and the series of USB devices 116 through links 128 , 130 and 132 , respectively.
  • the links 120 , 122 , 124 , 126 , 128 , and 130 are high-speed serial bus links, e.g., PCI Express (PCIe) links.
  • PCIe PCI Express
  • Other types of links may be provided in alternative embodiments of the present invention.
  • the GPU 117 is configured to process graphics data and has a highly parallel architecture. In one embodiment, there are 16 single instruction, multiple data (SIMD) processing units in the GPU 117 , and each SIMD unit is capable of processing 32 threads in parallel. Furthermore, the GPU 117 is capable of carrying out both floating-point operations and integer operations, and performs various types of cryptographic operations more efficiently than conventional GPUs that are capable of only floating-point operations.
  • SIMD single instruction, multiple data
  • the GPU 117 improves the efficiency of long integer multiplication, which is a common cryptographic operation.
  • Long integer multiplication requires: (i) a single-width to double-width multiplication primitive; and (ii) efficient ways of propagating carries, and the GPU 117 is able to perform both of these operations more efficiently than the conventional GPUs.
  • the GPU 117 can also perform certain operations used in bulk encryption and decryption that cannot be performed by the conventional GPUs. These operations require a processing unit that is capable of integer operations, and include bit manipulation steps, such as shifts, rotates, etc.
  • FIG. 2 is a conceptual diagram that illustrates various software layers that enable the GPU 117 for cryptographic processing.
  • the software layers include an application program 201 , a special function library 202 , a math library 204 , and a GPU device driver 206 .
  • the application program 201 initiates a cryptographic application that requires cryptographic processing.
  • the special function library 202 includes cryptographic functions that are called by the application program 201 .
  • the math library 204 includes math functions that are called by the cryptographic functions.
  • the GPU device driver 206 includes software that enables the math functions in the math library 204 to be executed by the GPU 117 .
  • a cryptographic application may include encryption or decryption operations that require the multiplication of wide numbers, which is referred to herein as “wide multiplication.”
  • wide multiplication an encryption or decryption special function is called from the special function library 202 , and the encryption or decryption special function in turn calls a wide multiplication function from the math library 204 .
  • the wide multiplication function is then executed by the GPU 117 through the GPU device driver 206 .
  • the GPU device driver 206 controls the GPU 117 to carry out the wide multiplication function in the following manner.
  • the GPU 117 splits the multiplicand and multiplier into multiple smaller multiplicands and multipliers, organizes the smaller multiply operations (partial product generation operations) into a series of threaded multiply/accumulate operations, performs the smaller multiply/accumulate operations, executes a final summation/shifting of each thread's results, and then returns the arithmetically correct wide multiplication result.
  • a number that is represented by N bits is considered to be a wide number in relation to a computing device that performs arithmetic operations on that number, if the computing device hardware is configured to support M-bit arithmetic logic, where M ⁇ N.
  • M M-bit arithmetic logic
  • a 128-bit number is considered to be a wide number in a computing device that has 32-bit wide arithmetic logic units.
  • FIG. 3 is an illustration of a secure web transaction environment in which a secure web server 300 is configured like the computing device 100 of FIG. 1 .
  • a secure web server 300 is configured like the computing device 100 of FIG. 1 .
  • an online shopper communicates with the secure web server 300 over the Internet 308 to make online purchases using his or her computing device 304 .
  • FIG. 4 illustrates a flowchart of method steps 400 for processing a secure web transaction in the environment illustrated in FIG. 3 in accordance with a protocol known as Secure Sockets Layer (SSL).
  • SSL Secure Sockets Layer
  • the method begins with the secure web server 300 receiving a secure transaction request from a client computing device 304 (step 402 ).
  • the secure web server 300 responds to the secure transaction request by transmitting its certificate and public key.
  • the secure web server 300 transmits its certificate and public key, it waits to receive a session key from the client computing device 304 .
  • the session key is made up of a shared key that is encrypted using the public key provided by the secure web server 300 .
  • the secure web server 300 decrypts the session key using its private key that is associated with the public key that was transmitted to the client computing device 304 (step 408 ).
  • the secure web server 300 transmits a message to the client computing device 304 that the session key has been decrypted successfully and waits for a secure transaction to be received from the client computing device 304 (step 410 ).
  • the secure web server 300 receives a secure transaction from the client computing device 304 in step 412
  • the secure web server 300 decrypts the secure transaction in step 414 using the session key.
  • the secure web server 300 then generates a transaction response message (e.g. a sales confirmation message) and encrypts that transaction response using the session key.
  • the method concludes with the secure server transmitting the encrypted transaction response to the client computing device 304 in step 416 .
  • FIG. 5 is an illustration of a bulk encryption/decryption environment in which computing devices 504 , 508 are configured like the computing device 100 of FIG. 1 .
  • the first computing device 504 exchanges a large block of data with the second computing device 508 over the Internet 512 .
  • the large block of data is encrypted by the first computing device 504 prior to transmission and decrypted by the second computing device 508 after reception.
  • FIG. 6 illustrates a flowchart of method steps 600 for performing a bulk encryption by the first computing device 504 and a bulk decryption by the second computing device 508 .
  • the method begins,with the first computing device 504 partitioning a bulk encryption dataset into a series of encryption blocks to be individually encrypted in step 602 .
  • the first computing device 504 encrypts each encryption block and then merges the series of encrypted encryption blocks into an integrated, encrypted dataset in step 606 .
  • the first computing device 504 transmits the encrypted dataset to the second computing device 508 , which subsequently partitions the encrypted dataset into decryption blocks in step 610 .
  • step 612 the second computing device 508 decrypts each decryption block, and in step 614 , the second computing device 508 merges the decrypted blocks into an integrated decrypted dataset.
  • the method concludes with the second computing device 508 sending a message to the first computing device 504 , acknowledging that the encrypted data has been received and successfully decrypted in step 616 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Image Generation (AREA)
US11/350,137 2006-02-08 2006-02-08 Graphics processing unit used for cryptographic processing Active 2028-10-19 US7916864B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US11/350,137 US7916864B2 (en) 2006-02-08 2006-02-08 Graphics processing unit used for cryptographic processing
EP07002622.4A EP1821201B1 (de) 2006-02-08 2007-02-07 Grafikverarbeitungseinheit für kryptografische Verarbeitung
CN2007100075949A CN101017557B (zh) 2006-02-08 2007-02-08 用于密码处理的图形处理单元
JP2007029523A JP2007233381A (ja) 2006-02-08 2007-02-08 暗号処理に使用するグラフィック処理ユニット
TW096104623A TWI380658B (en) 2006-02-08 2007-02-08 Graphics processing unit used for cryptographic processing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/350,137 US7916864B2 (en) 2006-02-08 2006-02-08 Graphics processing unit used for cryptographic processing

Publications (2)

Publication Number Publication Date
US20070198412A1 US20070198412A1 (en) 2007-08-23
US7916864B2 true US7916864B2 (en) 2011-03-29

Family

ID=38059018

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/350,137 Active 2028-10-19 US7916864B2 (en) 2006-02-08 2006-02-08 Graphics processing unit used for cryptographic processing

Country Status (5)

Country Link
US (1) US7916864B2 (de)
EP (1) EP1821201B1 (de)
JP (1) JP2007233381A (de)
CN (1) CN101017557B (de)
TW (1) TWI380658B (de)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100125740A1 (en) * 2008-11-19 2010-05-20 Accenture Global Services Gmbh System for securing multithreaded server applications
US20120216048A1 (en) * 2011-02-17 2012-08-23 Nikos Kaburlasos System, method and computer program product for application-agnostic audio acceleration
US8583530B2 (en) 2011-03-17 2013-11-12 Hartford Fire Insurance Company Code generation based on spreadsheet data models
US20220376933A1 (en) * 2019-09-25 2022-11-24 Commonwealth Scientific And Industrial Research Organisation Cryptographic services for browser applications

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2467317A (en) * 2009-01-28 2010-08-04 Greg Howett Using a graphics card to perform compression/decompression and/or encryption/decryption
US9354944B2 (en) * 2009-07-27 2016-05-31 Advanced Micro Devices, Inc. Mapping processing logic having data-parallel threads across processors
CN102143386B (zh) * 2010-01-28 2014-01-08 复旦大学 一种基于图形处理器的流媒体服务器加速方法
FR2971599B1 (fr) * 2011-02-11 2013-03-15 Jean Luc Leleu Procede de transaction securisee a partir d'un terminal non securise
EP2544116A1 (de) * 2011-07-06 2013-01-09 Gemalto SA Verfahren zur Verwaltung des Ladens von Daten in einer sicheren Vorrichtung
US20140053262A1 (en) * 2011-09-30 2014-02-20 Nitin V. Sarangdhar Secure Display for Secure Transactions
CN103959238B (zh) 2011-11-30 2017-06-09 英特尔公司 使用gpu/cpu体系结构的rsa的高效实现
JP5709773B2 (ja) * 2012-01-18 2015-04-30 Kddi株式会社 Ｆｉｂｅ方式における、暗号化関数の演算処理方法、復号関数の演算処理方法、暗号化装置、復号装置、およびプログラム
FR3009105B1 (fr) 2013-07-25 2015-09-04 Bouygues Telecom Sa Procede pour la restitution d'un contenu multimedia chiffre
CN104239544B (zh) * 2014-09-23 2017-08-25 深圳市九洲电器有限公司 一种HDCP Key管理方法及系统
KR101566145B1 (ko) * 2014-10-23 2015-11-06 숭실대학교산학협력단 모바일 기기 및 상기 모바일 기기의 동작 방법
CN114124364B (zh) * 2020-08-27 2024-05-24 国民技术股份有限公司 密钥安全处理方法、装置、设备及计算机可读存储介质

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5953241A (en) * 1995-08-16 1999-09-14 Microunity Engeering Systems, Inc. Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction
JP2000207387A (ja) 1999-01-20 2000-07-28 Toshiba Corp 演算装置及び暗号処理装置
JP2000353077A (ja) 1999-04-07 2000-12-19 Matsushita Electric Ind Co Ltd 多倍長演算装置
WO2001005089A2 (en) 1999-07-08 2001-01-18 Broadcom Corporation Security chip architecture and implementations for cryptography acceleration
JP2001266103A (ja) 2000-01-12 2001-09-28 Hitachi Ltd Ｉｃカードとマイクロコンピュータ
JP2002149396A (ja) 2000-11-07 2002-05-24 Hitachi Ltd データプロセッサ、半導体集積回路及びｃｐｕ
US6529928B1 (en) * 1999-03-23 2003-03-04 Silicon Graphics, Inc. Floating-point adder performing floating-point and integer operations
US20030140241A1 (en) * 2001-12-04 2003-07-24 Paul England Methods and systems for cryptographically protecting secure content
JP2003216411A (ja) 2002-01-23 2003-07-31 Sony Corp 多倍長演算処理装置およびｉｃデバイス
US20040105541A1 (en) 2000-12-13 2004-06-03 Astrid Elbe Cryptography processor
US7159112B1 (en) * 2003-08-26 2007-01-02 Nvidia Corporation Decryption of graphics data in a graphics processing pipeline
US20080068389A1 (en) * 2003-11-19 2008-03-20 Reuven Bakalash Multi-mode parallel graphics rendering system (MMPGRS) embodied within a host computing system and employing the profiling of scenes in graphics-based applications
US20090031117A1 (en) * 2005-01-31 2009-01-29 Farooqui Aamir A Same instruction different operation (sido) computer with short instruction and provision of sending instruction code through data

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7065651B2 (en) * 2002-01-16 2006-06-20 Microsoft Corporation Secure video card methods and systems

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5953241A (en) * 1995-08-16 1999-09-14 Microunity Engeering Systems, Inc. Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction
JP2000207387A (ja) 1999-01-20 2000-07-28 Toshiba Corp 演算装置及び暗号処理装置
US6529928B1 (en) * 1999-03-23 2003-03-04 Silicon Graphics, Inc. Floating-point adder performing floating-point and integer operations
JP2000353077A (ja) 1999-04-07 2000-12-19 Matsushita Electric Ind Co Ltd 多倍長演算装置
WO2001005089A2 (en) 1999-07-08 2001-01-18 Broadcom Corporation Security chip architecture and implementations for cryptography acceleration
JP2001266103A (ja) 2000-01-12 2001-09-28 Hitachi Ltd Ｉｃカードとマイクロコンピュータ
JP2002149396A (ja) 2000-11-07 2002-05-24 Hitachi Ltd データプロセッサ、半導体集積回路及びｃｐｕ
US20040105541A1 (en) 2000-12-13 2004-06-03 Astrid Elbe Cryptography processor
US20030140241A1 (en) * 2001-12-04 2003-07-24 Paul England Methods and systems for cryptographically protecting secure content
JP2003216411A (ja) 2002-01-23 2003-07-31 Sony Corp 多倍長演算処理装置およびｉｃデバイス
US7159112B1 (en) * 2003-08-26 2007-01-02 Nvidia Corporation Decryption of graphics data in a graphics processing pipeline
US20080068389A1 (en) * 2003-11-19 2008-03-20 Reuven Bakalash Multi-mode parallel graphics rendering system (MMPGRS) embodied within a host computing system and employing the profiling of scenes in graphics-based applications
US20090031117A1 (en) * 2005-01-31 2009-01-29 Farooqui Aamir A Same instruction different operation (sido) computer with short instruction and provision of sending instruction code through data

Non-Patent Citations (13)

* Cited by examiner, † Cited by third party
Title
"Graphics Processing Unit Architecture (GPU Arch)" , Ajit et al., Apr. 14, 2005. *
Cook et al., "Cryptographics: Secret Key Cryptography Using Graphics Cards," Topics in Cryptology-CT-RSA 2005, The Cryptographers' Track at the RSA Conference 2005, Proceedings (Lecture Notes in Computer Science vol. 3376), Springer Verlag Berlin, Germany, 2005, pp. 334-350, XP-002478385.
Cook et al., "Secret Key Cryptography Using Graphics Cards" Technical Report, Jan. 14, 2004, pp. 1-14.
Eggers, et al. "Simultaneous Multithreading: A Platform for Next-Generation Processors," IEEE Micro, vol. 17, No. 5, pp. 12-19, Sep./Oct. 1997.
English translation of JP 2000-207387, provided as explanation of relevance.
English translation of JP 2000-353077, provided as explanation of relevance.
English translation of JP 2001-266103, provided as explanation of relevance.
English translation of JP 2002-149396, provided as explanation of relevance.
English translation of JP 2003-216411, provided as explanation of relevance.
European Search Report dated Apr. 29, 2008.
Moss, et al. "Toward Acceleration of RSA Using 3D Graphics Hardware", LNCS 4887. Dec. 2007. pp. 369-388.
Wikipedia (http://en.wikipedia.org/wiki/Transport-Layer-Security). *
Wikipedia definition of "GPGPU," Jan. 30, 2006.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100125740A1 (en) * 2008-11-19 2010-05-20 Accenture Global Services Gmbh System for securing multithreaded server applications
US20120216048A1 (en) * 2011-02-17 2012-08-23 Nikos Kaburlasos System, method and computer program product for application-agnostic audio acceleration
US8583530B2 (en) 2011-03-17 2013-11-12 Hartford Fire Insurance Company Code generation based on spreadsheet data models
US20220376933A1 (en) * 2019-09-25 2022-11-24 Commonwealth Scientific And Industrial Research Organisation Cryptographic services for browser applications
US12362947B2 (en) * 2019-09-25 2025-07-15 Commonwealth Scientific And Industrial Research Organisation Cryptographic services for browser applications

Also Published As

Publication number Publication date
EP1821201A2 (de) 2007-08-22
TWI380658B (en) 2012-12-21
TW200818830A (en) 2008-04-16
JP2007233381A (ja) 2007-09-13
US20070198412A1 (en) 2007-08-23
EP1821201A3 (de) 2008-06-18
EP1821201B1 (de) 2015-11-04
CN101017557B (zh) 2013-04-24
CN101017557A (zh) 2007-08-15

Similar Documents

Publication Publication Date Title
EP1821201B1 (de) Grafikverarbeitungseinheit für kryptografische Verarbeitung
EP3924852B1 (de) Schnelle unbemerkte übertragungen
CN101349968B (zh) 加速伽罗瓦计数器模式(gcm)计算
EP0950302B1 (de) Verfahren und Vorrichtung zur Verschlüsselung unter Verwendung eines öffentlichen Schlüssels
JP4549303B2 (ja) パイプラインを用いてメッセージ認証コードを提供する方法および装置
CN113839770A (zh) 用于tls分组加密和解密的高吞吐量后量子aes-gcm引擎
WO2022035909A1 (en) Methods for somewhat homomorphic encryption and key updates based on geometric algebra for distributed ledger technology
WO2021057166A1 (zh) 在fpga中实现外部调用的方法及装置
CN109586925B (zh) 私钥生成方法、设备和存储介质
JP2026509976A (ja) 単一セキュリティアソシエーション内のノードのクラスタのための鍵の生成
CN118585991B (zh) 数据处理方法、装置、设备及存储介质
Rao et al. A Technique for Secure Variant Calling on Human Genome Sequences Using SmartNICs
CN113191893A (zh) 数据风险预测方法、装置、电子设备、介质及程序产品
CN112667689A (zh) 数据查询方法、装置、电子设备、存储介质及程序产品
Jang et al. Accelerating ssl with gpus
WO2019009180A1 (ja) 秘密計算システム、秘密計算装置、秘密計算方法、プログラム、および記録媒体
JP2024022850A5 (de)
US20230042366A1 (en) Sign-efficient addition and subtraction for streamingcomputations in cryptographic engines
Hu et al. An embedded DSP hardware encryption module for secure e‐commerce transactions
CN113205327B (zh) 跨组件支付方法及装置
Jang et al. Accelerating ssl with gpus
Al-Zubaidie Using Reliable and Low-Complexity Encryptions to Facilitate Cryptography for Electronic Commerce Transactions
Wieser et al. NaCl’s crypto box in hardware
EP4672661A1 (de) Optimiertes bitkippschlüsselverkapselungsverfahren nach einer quantenkryptographie
CN121150915A (zh) 数据处理方法、电子设备及可读存储介质

Legal Events

Date Code Title Description
AS Assignment

Owner name: NVIDIA CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JUFFA, NORBERT;REEL/FRAME:017554/0641

Effective date: 20060207

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12