WO2002009285A3 - Systeme, procede et article manufacture destines a la programmation dynamique d'un dispositif logique reconfigurable a partir d'un autre dispositif logique reconfigurable - Google Patents

Systeme, procede et article manufacture destines a la programmation dynamique d'un dispositif logique reconfigurable a partir d'un autre dispositif logique reconfigurable Download PDF

Info

Publication number
WO2002009285A3
WO2002009285A3 PCT/GB2001/003246 GB0103246W WO0209285A3 WO 2002009285 A3 WO2002009285 A3 WO 2002009285A3 GB 0103246 W GB0103246 W GB 0103246W WO 0209285 A3 WO0209285 A3 WO 0209285A3
Authority
WO
WIPO (PCT)
Prior art keywords
logic device
reconfigurable logic
article
manufacture
dynamic programming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/GB2001/003246
Other languages
English (en)
Other versions
WO2002009285A2 (fr
Inventor
Sanjay Ibrahim Maniku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Celoxica Ltd
Original Assignee
Celoxica Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Celoxica Ltd filed Critical Celoxica Ltd
Priority to AU2001270876A priority Critical patent/AU2001270876A1/en
Publication of WO2002009285A2 publication Critical patent/WO2002009285A2/fr
Anticipated expiration legal-status Critical
Publication of WO2002009285A3 publication Critical patent/WO2002009285A3/fr
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Stored Programmes (AREA)

Abstract

La présente invention concerne un système, un procédé et un article manufacturé destinés à la programmation dynamique d'un dispositif logique reconfigurable. On acquiert des données de configuration qui permettront de configurer un premier dispositif logique reconfigurable. On utilise un second dispositif logique reconfigurable pour traiter les données de configuration. Le second dispositif reconfigurable configure le premier dispositif logique reconfigurable sur la base des données de configuration.
PCT/GB2001/003246 2000-07-20 2001-07-19 Systeme, procede et article manufacture destines a la programmation dynamique d'un dispositif logique reconfigurable a partir d'un autre dispositif logique reconfigurable Ceased WO2002009285A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001270876A AU2001270876A1 (en) 2000-07-20 2001-07-19 System, method and article of manufacture for dynamic programming of one reconfigurable logic device from another reconfigurable logic device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US21974800P 2000-07-20 2000-07-20
US60/219,748 2000-07-20
US68740500A 2000-10-12 2000-10-12
US09/687,405 2000-10-12

Publications (2)

Publication Number Publication Date
WO2002009285A2 WO2002009285A2 (fr) 2002-01-31
WO2002009285A3 true WO2002009285A3 (fr) 2003-10-02

Family

ID=26914190

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2001/003246 Ceased WO2002009285A2 (fr) 2000-07-20 2001-07-19 Systeme, procede et article manufacture destines a la programmation dynamique d'un dispositif logique reconfigurable a partir d'un autre dispositif logique reconfigurable

Country Status (2)

Country Link
AU (1) AU2001270876A1 (fr)
WO (1) WO2002009285A2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109791536B (zh) * 2016-09-28 2021-06-29 亚马逊技术股份有限公司 可配置逻辑平台

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9448847B2 (en) 2011-07-15 2016-09-20 Throughputer, Inc. Concurrent program execution optimization
US10795742B1 (en) 2016-09-28 2020-10-06 Amazon Technologies, Inc. Isolating unresponsive customer logic from a bus

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0790706A2 (fr) * 1996-02-14 1997-08-20 Hewlett-Packard Company Système de mémoire
US5760607A (en) * 1995-07-10 1998-06-02 Xilinx, Inc. System comprising field programmable gate array and intelligent memory
US5802290A (en) * 1992-07-29 1998-09-01 Virtual Computer Corporation Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed
US5838167A (en) * 1995-05-26 1998-11-17 Xilinx, Inc. Method and structure for loading data into several IC devices

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5802290A (en) * 1992-07-29 1998-09-01 Virtual Computer Corporation Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed
US5838167A (en) * 1995-05-26 1998-11-17 Xilinx, Inc. Method and structure for loading data into several IC devices
US5760607A (en) * 1995-07-10 1998-06-02 Xilinx, Inc. System comprising field programmable gate array and intelligent memory
EP0790706A2 (fr) * 1996-02-14 1997-08-20 Hewlett-Packard Company Système de mémoire

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
BIGALLI O ET AL: "HPGI: a hardware programmable generic interface for the IBM PC", FPGAS. INTERNATIONAL WORKSHOP ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, OXFORD, UK, 4-6 SEPT. 1991, 1991, Abingdon, UK, Abingdon EE&CS Books, UK, pages 408 - 413, XP008012568, ISBN: 0-9518453-0-6 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109791536B (zh) * 2016-09-28 2021-06-29 亚马逊技术股份有限公司 可配置逻辑平台

Also Published As

Publication number Publication date
WO2002009285A2 (fr) 2002-01-31
AU2001270876A1 (en) 2002-02-05

Similar Documents

Publication Publication Date Title
WO2002008888A3 (fr) Systeme procede et article de fabrication pour dispositif multimedia materiel reconfigurable
AU2002303540A1 (en) Method, system, and product for data integration through a dynamic
AU2002332107A1 (en) Method, system, and program for configuring system resources
GB2370667B (en) Semiconductor memory device having altered clock frequency for address and/or command signals, and memory module and system having the same
AU2003285807A1 (en) Method for configuring 3d input device, method for reconfiguring 3d input device, method for recognizing wearing of the 3d input device, and the apparatus thereof
WO2004058403A3 (fr) Procede, systeme et dispositif de configuration automatique d'un reseau de communication
EP1215586A3 (fr) Configuration de mémoire et de registres à partir d'un dispositif série
AU2002305667A1 (en) System, method, and computer program product for configuring computing systems
EP1536346A3 (fr) Logique reconfigurable pour un ordinateur
AU2001261096A1 (en) System and method for secured configuration data for programmable logic devices
AU5899100A (en) System memory access system and method for reconfigurable chip
AU2001294112A1 (en) System for allocating resources in a process system and method of operating the same
EP1050821A3 (fr) Unités de mémoire, unités de traitement de données et procédés correspondants
AU2001258817A1 (en) New cyclodextrin glucanotransferase, method of manufacturing same, and method of manufacturing cyclodextrin employing this enzyme
EP0755017A3 (fr) Méthode pour la programmation simultanée de circuits intégrés programmables à l'intérieur d'un système
AU1159399A (en) Method for transmitting acoustic signals from a memory or chip card, and card for implementing said method
WO2005013324A3 (fr) Acces memoire via une interface de memoire serielle
AU2002367410A1 (en) Machine, process and manufacture for synchronizing data across integrated applications
AU5892500A (en) Multimodal data input device
WO2003038626A3 (fr) Memoire cache reconfigurable
AU2001246894A1 (en) Alpha1,2-fucosyltransferase and process for producing fucose-containing complex carbohydrate
AU2001251074A1 (en) Catalytic process for making propylene and ethylene
AU2001285385A1 (en) Database systems, methods and computer program products including reconfigurable dynamic time window management
FI972912A0 (fi) Absorboiva tuote, jolla on pehmeä kavennus
AU2001270876A1 (en) System, method and article of manufacture for dynamic programming of one reconfigurable logic device from another reconfigurable logic device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP