WO2002063671A3 - Verfahren zur herstellung eines halbleiter-bauelements mit einer t-förmigen kontaktelektrode - Google Patents

Verfahren zur herstellung eines halbleiter-bauelements mit einer t-förmigen kontaktelektrode Download PDF

Info

Publication number
WO2002063671A3
WO2002063671A3 PCT/EP2002/000264 EP0200264W WO02063671A3 WO 2002063671 A3 WO2002063671 A3 WO 2002063671A3 EP 0200264 W EP0200264 W EP 0200264W WO 02063671 A3 WO02063671 A3 WO 02063671A3
Authority
WO
WIPO (PCT)
Prior art keywords
producing
semiconductor component
contact electrode
shaped contact
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2002/000264
Other languages
English (en)
French (fr)
Other versions
WO2002063671A2 (de
Inventor
Dag Behammer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Monolithic Semiconductors GmbH
Original Assignee
United Monolithic Semiconductors GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Monolithic Semiconductors GmbH filed Critical United Monolithic Semiconductors GmbH
Priority to EP02718022.3A priority Critical patent/EP1354342B1/de
Priority to JP2002563517A priority patent/JP4615187B2/ja
Priority to US10/466,530 priority patent/US6790717B2/en
Priority to CA2433734A priority patent/CA2433734C/en
Publication of WO2002063671A2 publication Critical patent/WO2002063671A2/de
Publication of WO2002063671A3 publication Critical patent/WO2002063671A3/de
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/061—Manufacture or treatment of FETs having Schottky gates
    • H10D30/0612—Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs
    • H10D30/0614—Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs using processes wherein the final gate is made after the completion of the source and drain regions, e.g. gate-last processes using dummy gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/012—Manufacture or treatment of electrodes comprising a Schottky barrier to a semiconductor
    • H10D64/0124—Manufacture or treatment of electrodes comprising a Schottky barrier to a semiconductor to Group III-V semiconductors
    • H10D64/0125—Manufacture or treatment of electrodes comprising a Schottky barrier to a semiconductor to Group III-V semiconductors characterised by the sectional shape, e.g. T or inverted T

Landscapes

  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

Zur herstellung eines Halbleiterbauelements mit einer im Querschnitt T-förmigen Kontaktelektrode, insbesondere eines Feldeffekt-Transistors mit T-Gate, wird ein Verfahren beschrieben, bei welchem mittels eines an einer Materialkante erzeugten Spacers eine selbstjustierende Positionierung von Gatefuß und Gatekopf erfolgt.
PCT/EP2002/000264 2001-01-17 2002-01-14 Verfahren zur herstellung eines halbleiter-bauelements mit einer t-förmigen kontaktelektrode Ceased WO2002063671A2 (de)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP02718022.3A EP1354342B1 (de) 2001-01-17 2002-01-14 Verfahren zur herstellung eines halbleiter-bauelements mit einer t-förmigen kontaktelektrode
JP2002563517A JP4615187B2 (ja) 2001-01-17 2002-01-14 Ｔ字形のコンタクト電極を有する半導体素子の製造方法
US10/466,530 US6790717B2 (en) 2001-01-17 2002-01-14 Method for producing a semiconductor component comprising a t-shaped contact electrode
CA2433734A CA2433734C (en) 2001-01-17 2002-01-14 Method for fabricating a semiconductor component having a t-shaped contact electrode

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10101825.8 2001-01-17
DE10101825A DE10101825B4 (de) 2001-01-17 2001-01-17 Verfahren zur Herstellung eines Halbleiter-Bauelements mit einer T-förmigen Kontaktelektrode

Publications (2)

Publication Number Publication Date
WO2002063671A2 WO2002063671A2 (de) 2002-08-15
WO2002063671A3 true WO2002063671A3 (de) 2002-10-10

Family

ID=7670767

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2002/000264 Ceased WO2002063671A2 (de) 2001-01-17 2002-01-14 Verfahren zur herstellung eines halbleiter-bauelements mit einer t-förmigen kontaktelektrode

Country Status (8)

Country Link
US (1) US6790717B2 (de)
EP (1) EP1354342B1 (de)
JP (1) JP4615187B2 (de)
CN (1) CN1251313C (de)
CA (1) CA2433734C (de)
DE (1) DE10101825B4 (de)
TW (1) TW573321B (de)
WO (1) WO2002063671A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE536633T1 (de) * 2003-09-05 2011-12-15 Cree Sweden Ab Verfahren und einrichtung
US20060016471A1 (en) * 2004-07-21 2006-01-26 Paul Greiff Thermally resistant spacers for a submicron gap thermo-photo-voltaic device and method
US20070134943A2 (en) * 2006-04-02 2007-06-14 Dunnrowicz Clarence J Subtractive - Additive Edge Defined Lithography
DE102006022508A1 (de) * 2006-05-15 2007-11-22 United Monolithic Semiconductors Gmbh Verfahren zur Herstellung eines Halbleiterbauelements mit einer in einer Doppelgrabenstruktur angeordneten metallischen Gateelektrode
US7608497B1 (en) 2006-09-08 2009-10-27 Ivan Milosavljevic Passivated tiered gate structure transistor and fabrication method
US7534672B1 (en) * 2006-09-08 2009-05-19 Hrl Laboratories, Llc Tiered gate device with source and drain extensions
US8329546B2 (en) * 2010-08-31 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. Modified profile gate structure for semiconductor device and methods of forming thereof
KR101923972B1 (ko) 2012-12-18 2018-11-30 한국전자통신연구원 트랜지스터 및 그 제조 방법
CN105428236A (zh) * 2015-12-30 2016-03-23 桂林电子科技大学 GaN HEMT射频器件及其栅极自对准制备方法
KR102010759B1 (ko) * 2016-03-08 2019-08-14 주식회사 엘지화학 디스플레이 장치
US12068406B2 (en) 2021-02-16 2024-08-20 Semiconductor Components Industries, Llc HEMT devices with reduced size and high alignment tolerance
CN113488386A (zh) * 2021-06-11 2021-10-08 深圳市时代速信科技有限公司 一种自对准t形栅高迁移率晶体管制备方法及装置
US11881506B2 (en) * 2021-07-27 2024-01-23 Globalfoundries U.S. Inc. Gate structures with air gap isolation features

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02208945A (ja) * 1989-02-09 1990-08-20 Nec Corp 半導体装置の製造方法
JPH04196135A (ja) * 1990-11-26 1992-07-15 Sumitomo Electric Ind Ltd 電界効果型トランジスタの製造方法
EP0591608A2 (de) * 1992-09-29 1994-04-13 Mitsubishi Denki Kabushiki Kaisha Verfahren zum Herstellung einer T-förmigen Gatten-Elektrode in einem Halbleiterbauelement
US5391510A (en) * 1992-02-28 1995-02-21 International Business Machines Corporation Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps
US5399896A (en) * 1992-09-29 1995-03-21 Mitsubishi Denki Kabushiki Kaisha FET with a T-shaped gate of a particular structure

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6182482A (ja) 1984-09-29 1986-04-26 Toshiba Corp ＧａＡｓ電界効果トランジスタの製造方法
US4689869A (en) 1986-04-07 1987-09-01 International Business Machines Corporation Fabrication of insulated gate gallium arsenide FET with self-aligned source/drain and submicron channel length
JP2612836B2 (ja) * 1987-09-23 1997-05-21 シーメンス、アクチエンゲゼルシヤフト 自己整合ゲートを備えるｍｅｓｆｅｔの製造方法
DE3911512A1 (de) * 1988-09-07 1990-03-22 Licentia Gmbh Selbstjustierendes verfahren zur herstellung einer steuerelektrode
US5053348A (en) * 1989-12-01 1991-10-01 Hughes Aircraft Company Fabrication of self-aligned, t-gate hemt
US5155053A (en) * 1991-05-28 1992-10-13 Hughes Aircraft Company Method of forming t-gate structure on microelectronic device substrate
DE19548058C2 (de) * 1995-12-21 1997-11-20 Siemens Ag Verfahren zur Herstellung eines MOS-Transistors

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02208945A (ja) * 1989-02-09 1990-08-20 Nec Corp 半導体装置の製造方法
JPH04196135A (ja) * 1990-11-26 1992-07-15 Sumitomo Electric Ind Ltd 電界効果型トランジスタの製造方法
US5391510A (en) * 1992-02-28 1995-02-21 International Business Machines Corporation Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps
EP0591608A2 (de) * 1992-09-29 1994-04-13 Mitsubishi Denki Kabushiki Kaisha Verfahren zum Herstellung einer T-förmigen Gatten-Elektrode in einem Halbleiterbauelement
US5399896A (en) * 1992-09-29 1995-03-21 Mitsubishi Denki Kabushiki Kaisha FET with a T-shaped gate of a particular structure

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
"HIGH PERFORMANCE GAAS FET DEVICE STRUCTURE", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 31, no. 5, 1 October 1988 (1988-10-01), pages 200 - 203, XP000024707, ISSN: 0018-8689 *
PATENT ABSTRACTS OF JAPAN vol. 014, no. 502 (E - 0997) 2 November 1990 (1990-11-02) *
PATENT ABSTRACTS OF JAPAN vol. 016, no. 521 (E - 1285) 27 October 1992 (1992-10-27) *

Also Published As

Publication number Publication date
US20040063303A1 (en) 2004-04-01
WO2002063671A2 (de) 2002-08-15
DE10101825A1 (de) 2002-07-18
CN1251313C (zh) 2006-04-12
EP1354342A2 (de) 2003-10-22
CA2433734A1 (en) 2002-08-15
EP1354342B1 (de) 2014-06-11
TW573321B (en) 2004-01-21
US6790717B2 (en) 2004-09-14
CN1484853A (zh) 2004-03-24
JP4615187B2 (ja) 2011-01-19
JP2004518303A (ja) 2004-06-17
DE10101825B4 (de) 2006-12-14
CA2433734C (en) 2012-08-14

Similar Documents

Publication Publication Date Title
WO2004038808A3 (en) Double and triple gate mosfet devices and methods for making same
TWI236154B (en) Semiconductor device and method for manufacturing the same
WO2004038804A3 (en) Semiconductor device having a u-shaped gate structure
AU2002255935A1 (en) Algan/gan hemts having a gate contact on a gan based cap segment and methods of fabricating same
WO2006096249A3 (en) High electron mobility transistor
WO2002063671A3 (de) Verfahren zur herstellung eines halbleiter-bauelements mit einer t-förmigen kontaktelektrode
WO2001065608A3 (en) Trench gate dmos field-effect transistor and method of making the same
WO2003098663A3 (en) Trench mosfet with field relief feature
WO2004064172A3 (en) An enhancement mode metal-oxide-semiconductor field effect transistor and method for forming the same
WO2004040655A3 (en) Semiconductor component and method of manufacture
WO2005096387A3 (en) Semiconductor device having a laterally modulated gate workfunction and method of fabrication
WO2006023183A3 (en) Method and apparatus for performance enhancement in an asymmetrical semiconductor device
TW200633074A (en) A method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode
WO2006025609A3 (en) Thin film transistor and its manufacturing method
TW200616225A (en) Structure and method for making strained channel field effect transistor using sacrificial spacer
AU2003264478A1 (en) Lateral short-channel dmos, method for manufacturing same and semiconductor device
TW200625633A (en) High-mobility bulk silicon PFET
WO2003058723A1 (fr) Transistor a film mince organique et son procede de fabrication
TW200605349A (en) Nitride-based transistors having laterally grown active region and methods of fabricating same
EP2418682A3 (de) Halbleitervorrichtung und zugehöriges Herstellungsverfahren
TW200631065A (en) Strained transistor with hybrid-strain inducing layer
WO2006039641A3 (en) Improving short channel effect of mos devices by retrograde well engineering using tilted dopant implantation into recessed source/drain regions
SG143938A1 (en) Accumulation mode multiple gate transistor
AU2003264483A1 (en) Lateral short-channel dmos, method for manufacturing same and semiconductor device
TW200625471A (en) Semiconductor device employing an extension spacer and method of forming the same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2002718022

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2433734

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 028036220

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2002563517

Country of ref document: JP

Ref document number: 10466530

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 2002718022

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642