WO2002098091A2 - Transmission en parallele avec codes de synchronisation multiples - Google Patents

Transmission en parallele avec codes de synchronisation multiples Download PDF

Info

Publication number
WO2002098091A2
WO2002098091A2 PCT/IB2002/001893 IB0201893W WO02098091A2 WO 2002098091 A2 WO2002098091 A2 WO 2002098091A2 IB 0201893 W IB0201893 W IB 0201893W WO 02098091 A2 WO02098091 A2 WO 02098091A2
Authority
WO
WIPO (PCT)
Prior art keywords
data
synchronization codes
clock signal
parallel
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2002/001893
Other languages
English (en)
Other versions
WO2002098091A3 (fr
Inventor
Gregory E. Ehmann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25356767&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=WO2002098091(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP02733052A priority Critical patent/EP1397895B1/fr
Priority to JP2003501161A priority patent/JP4228051B2/ja
Priority to DE60224666T priority patent/DE60224666T2/de
Priority to KR1020037001412A priority patent/KR100873569B1/ko
Publication of WO2002098091A2 publication Critical patent/WO2002098091A2/fr
Publication of WO2002098091A3 publication Critical patent/WO2002098091A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals

Definitions

  • the present invention is directed generally to data communication. More particularly, the present invention relates to methods and arrangements for synchronizing data passed on a parallel data bus that is susceptible to skew-caused errors.
  • a typical system might include a number of modules that interface to and communicate over a parallel data communication line (sometimes referred to as a data channel), for example, in the form of a cable, a backplane circuit, a bus structure internal to a chip, other interconnect, or any combination of such communication media.
  • a sending module transmits data over the bus synchronously with a clock on the sending module. In this manner, the transitions on the parallel signal lines leave the sending module in a synchronous relationship with each other and/or to a clock on the sending module.
  • the receiving module receives the data on the parallel data bus; where the communication arrangement passes a clock signal, the receive clock is typically derived from or is synchronous with the clock on the sending module.
  • the rate at which the data is passed over the parallel signal lines is sometimes referred to as the (parallel) "bus rate.”
  • One aspect of the invention is directed to a high-speed parallel-data communication approach that overcomes skewing problems by transferring digital data with automatic realignment.
  • Parallel bus lines transfer digital data, along with a synchronizing clock signal, from a first module to a second module.
  • the first module transfers bus-toggling synchronization codes that are sampled and validated according to an edge of the clock signal by the second module and then used to time-adjust the edge of the clock signal relative to the sampled synchronization codes.
  • the present invention is directed to a parallel data communication arrangement in which the parallel bus lines are arranged in a plurality of groups wherein each group includes a plurality of data- carrying lines and a clock path adapted to carry a clock signal for synchronizing digital data carried over the plurality of data-carrying lines of the group.
  • a first module separates portions of data from the data file into separate sets of data, and transfers the sets of data concurrently on the plurality of groups of bus lines along with the clock signals for the respective groups.
  • the sets of data include synchronization codes for the receiving end.
  • a second module collects, for each group, the sets of data according to timing defined as a function of the clock signal received for the group, and searches for the synchronization codes. In response to these synchronization codes, the timing is adjusted and the data collected for each group is aligned with the clock signal received for the group.
  • the clock signal for each group is differential and is used to synchronize the reception of two sets of encoded multiple-bit data values at the receiver circuit.
  • the second module and the time-adjustment circuit act to center the clock edge relative to the sampled digital data.
  • Another aspect of the invention involves an approach for incrementally adjusting the edge of the clock signal relative to the synchronization codes.
  • the adjustment circuit causes the synchronization codes to be moved relative to the clock until they are rnissampled, the edge of the clock signal relative to the synchronization codes is adjusted before and after the synchronization codes are missampled by the second module.
  • the adjusting continues until the edge of the clock signal relative to the synchronization codes is centered.
  • Fig. 1 is a diagram of an example parallel data communication arrangement in which digital data is transferred in parallel from a first module to a second module over a communication channel including a plurality of parallel data-carrying lines, according to the present invention
  • Fig. 2 is a diagram of another example parallel data communication line arrangement, also according to the present invention.
  • the present invention is believed to be generally applicable to methods and arrangements for transferring data between two modules (functional blocks) intercoupled by a parallel data communication path.
  • the invention has been found to be particularly advantageous for high-speed data transfer applications susceptible to data-skew errors. Examples of such applications include, among others, SSTL (stub series transceiver/terminated logic), RSL (Rambus Signaling Logic) interfaces, closely-connected applications such as where the parallel data communication path communicatively couples the two modules on a single-chip, off-board high-speed communication between chips typically situated immediately adjacent each other on the same printed circuit board such as on a reference-chip development platform of the type disclosed in U.S. Patent Application Serial No. 09/215,942, filed on December 18, 1998, now U.S. Patent No. 6,347,395. While the present invention is not necessarily limited to such applications, an appreciation of various aspects of the invention is best gained through a discussion of examples in such an environment.
  • An example application of the present invention involves a parallel data communication arrangement that passes digital data on a parallel source-synchronous data bus between a pair of circuit modules, referred to as a sending (or first) module and a receiving (or second) module.
  • the clock is transmitted along with the data to the receiving module for data synchronization, with one edge (rising or falling) of the clock being used to latch the data into a latching circuit (e.g., latch, buffer or small FIFO) at the receiving module.
  • a latching circuit e.g., latch, buffer or small FIFO
  • the edge (rising or falling) of the clock is assumed to be exactly coincident with the latched data or 90 degrees out of phase.
  • the parallel data includes synchronization codes that are specially selected to cause the bus lines to toggle between digital states when sent immediately after one another. This toggling action is used to provide a transition point for each data line relative to an edge of the clock signal. This approach ensures that any skew-caused misalignments can be adjusted to within one half clock period.
  • VLSI.295PA Parallel Communication Based On Balanced Data-Bit Encoding
  • VLSI.295PA provides an example 6b8b coding approach in which only 64 of the available 256 8b codes are used for transmission over 8 bits of parallel data, and in which selected balanced codes, e.g., 0x33 & OxCC, or 0xC3 & 0x3 C (in hexidecimal), are assigned as synchronization codes, and are selectively used so that two of the synchronization codes are repeatedly and contiguously sent during the calibration process of the present invention.
  • balanced codes e.g., 0x33 & OxCC, or 0xC3 & 0x3 C (in hexidecimal
  • the source-synchronous data bus has the bus lines arranged in a plurality of groups, with each group including data-carrying lines and a clock path adapted to carry the clock signal for that particular group.
  • the first module separates portions of data from the data file into separate sets of data, and repeatedly transfers the sets of data concurrently on the plurality of groups of bus lines along with the clock signals for the respective groups.
  • the synchronization codes are sent for each clocked group; thus, for an eight bit wide bus-line group, one synchronization code would be eight bits wide.
  • one synchronization code is 33 (hexidecimal) and another is CC (hexidecimal).
  • a second module collects, for each group, the sets of data according to timing defined as a function of the clock signal received for the group, and attempts to validate the synchronization codes.
  • delay circuits at the sending and/or receiving module are activated and deactivated, in response to a feedback line, to adjust the timing of the data collected relative to the clock edge in each group. Ideally, the timing is adjusted so that the data is centered at the clock edge.
  • the delay circuits can be implemented using various conventional approaches including, for example, logic circuits/paths arranged to provide selectable signal-passing delays, and MOS transistors having fixed current-passing activation times.
  • this ideal centered-timing relationship is achieved by first sending, receiving and validating the synchronization codes, and then incrementally adjusting the timing until the data is missampled (i.e., when the received data cannot be validated) at the receiving end. Once this missampling occurs, the timing is incrementally adjusted in the opposite direction (lead versus lag) while tracking each incremental adjustment until the timing adjustment causes missampling to occur in this opposite direction. The tracking is then used to back-adjust the timing to the increment corresponding to the halfway point in the spectrum from the first missampling to the second missampling, and thereby centering the clock edge with the data on each line. With feedback from the second module and coupling of this information to the date-line adjustment circuitry, such data processing can, of course, be implemented using a programmed processor at one or both ends of the parallel bus and/or using a hardware state machine.
  • the present invention also contemplates certain applications that permit less- than-ideal calibration and, in such implementations, this ideal centered-timing relationship is compromised to a certain degree to minimize the steps (and associated interruptions to overall communications) required to achieve the ideal centered-timing relationship.
  • this ideal centered-timing relationship is compromised to a certain degree to minimize the steps (and associated interruptions to overall communications) required to achieve the ideal centered-timing relationship.
  • the extent to which the ideal centered-timing relationship is compromised depends on the particular application and the tolerance for error.
  • Fig. 1 illustrates a parallel-data communication line arrangement 100, according to another example embodiment of the present invention.
  • the arrangement 100 includes a differential clock that is used to define the rate at which the data is synchronously passed between from a processing circuit, such as CPU 102 and registers 106, at sending module 112 to a receiving module 114.
  • a differential clock is not required for all applications, and that although Fig. 1 illustrates the data being passed in only one direction, reciprocal communication can also be provided with each of the modules 112 and 114 being part of a respective communication node including the reciprocal set of transmit and receive circuits.
  • the arrangement 100 uses a data- value encoding-decoding approach in which data values are encoded by circuit 111 and then passed, from the sending module 112 to the receiving module 114, using parallel data lines 116 and 118 along with clock lines 122.
  • the clock lines 122 are used to provide the communication rate and synchronization timing between sending and receiving modules 112 and 114.
  • a processor or other decode circuit 130 uses a reciprocal coding algorithm, lookup table or equivalent circuit to decode the data value back to its pre-encoded data value.
  • the arrangement 112 is directed to an example application involving two clock domains, each domain defined by a clock signal for synchronizing communication for a 12-bit data clock (12b DC) group corresponding to a pair of 6-bit code (“6b") groups encoded as a pair of 8-bit code (“8b") groups on bus lines 116 and 118, as discussed in connection with the above-mentioned patent document.
  • the first and second clock domains are respectively labeled using the same base reference numeral with the second clock domain circuitry followed by an apostrophe; for example, the differential clock of the first clock domain is denoted 122 whereas the differential clock of the second clock domain is denoted 122'.
  • the 12b DC groups efficiently encode communications of data or commands of 12 signals.
  • a 12b DC group includes a differential clock pair and two 6b8b encodes, for a total of 18 pins between the sending module 112 and the receiving module 114.
  • one half of the 12b DC group includes one 6b8b encoder and a differential clock pair, for a total of 10 pins.
  • Un-encoded differential pairs can also be used to transport signals. These differential pairs can share the clock signal used with one half of a 12b DC group, or the differential pairs can have their own clock pair.
  • Data in each of the code groups are synchronously received at the receiving module 114, where a data processing circuit, or in this instance an 8b6b decoder circuit 130, converts the synchronously received sets of 8 -bit wide data into corresponding sets of 6-bit wide data values and then stores the 6-bit wide data values into a FIFO buffer 134 dedicated to the clock domain defined by the differential clock signal 122.
  • a data processing circuit or in this instance an 8b6b decoder circuit 130
  • data in each code group is calibrated to the center of the clock edge used to sample the data from the bus into the receiving module (e. g. , from 116 to 114) .
  • this calibration can be achieved as described above for the centered-timing relationship.
  • FIFO 134 and FIFO 134' are not empty, the data from both are transferred to a larger FIFO 138, which is sufficiently wide to accept the data from both clock domains.
  • a post-processor the reads this data and removes any skew-caused misalignments between the various groups, as is described in the above-referenced patent document entitled, "Parallel Data Communication Having Skew Intolerant Data Groups" (VLSI.300PA).
  • another embodiment uses a subset of the circuitry shown in Fig. 2. This embodiment does not require that the bus lines be arranged in a plurality of groups with transferred data separated among the groups. Rather, the data is sent in its entirety using only one clock signal.
  • FIG. 2 illustrates another implementation of the present invention in which six of the same types of encode/decode clock domain circuits of Fig. 1 are used in each of two communication paths for communication in each respective direction.
  • For passing communications initiated at a first terminal 210 for reception at the second terminal 212 one of the six identical clock domain circuits is depicted by connected circuits 216a and 216b.
  • For communications initiated at the second terminal 212 for reception at the first terminal 21 six additional encode/decode clock domain circuits of this type are used; one of these circuits is depicted by connected circuits 236a and 236b.
  • the following discussion is limited to the communication flow initiated at the first terminal 210 for reception at the second terminal 212.
  • Communications initiated at a first terminal 210 begin at CPU 240, or another source, which feeds target data, along with any desired status or control data, to a front-end FIFO 242. From the FIFO 242, the data is formatted for communication at flow-control buffer 244 for presentation to the six sets of encode/decode clock domain circuits (depicted as 245); thus, the encode/decode clock domain circuits receive data that is 72 bits wide
  • the data is transmitted to and decoded at the second terminal 212 through delay-time adjustment circuitry built into bus drivers and/or bus receivers, also depicted as circuits 216a and 216b.
  • the delay-time adjustment circuitry can be controlled using signals (not shown) from the CPU 240 or another interface in response to the feedback provided by the second terminal 212; alternatively, the feedback can be locally controlled by using only the bus receiver, depicted as circuit 216b.
  • the data is presented to the wide FIFO 246 and, with skew- caused misalignments being corrected within each clock domain as previously discussed, the data is then packed into a FIFO 250 for processing by the second terminal CPU 260. Also illustrated in Fig. 2 are flow-control communication paths 270 and 272.
  • These paths 270 and 272 are used to provide status information back to the initiating terminal 210 or 212, including feedback information for controlling delay-time adjustment circuitry of Fig. 2.
  • Various other types of communication status information can be provided depending on the application; examples include whether the FIFO is filled less than a lower threshold level, whether the FIFO is filled more than an upper threshold level, whether the FIFO is empty, whether the FIFO is full, whether an error has occurred due, for example, to the FIFO overflowing or invalid data being drawn from the FIFO.
  • Such flow control is conventional and used in many communication schemes.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)

Abstract

L'invention concerne un procédé de transmission en parallèle à grande vitesse permettant de remédier aux problèmes de désalignement par transfert des données numériques avec réalignement automatique. Dans un mode de réalisation, un bus parallèle comprend des lignes de bus parallèles conçues pour transférer des données numériques depuis un fichier de données, avec un signal d'horloge de synchronisation. Pour étalonner la synchronisation, le module de transmission transfert des codes de synchronisation qui sont échantillonnés et validés en fonction d'une limite du signal d'horloge par un module de réception, puis utilisés pour ajuster, en fonction du temps, la limite du signal d'horloge par rapport aux codes de synchronisation. Les codes de synchronisation sont utilisés pour actionner sélectivement les lignes de bus avec chacun des codes de synchronisation transférés.
PCT/IB2002/001893 2001-05-31 2002-05-28 Transmission en parallele avec codes de synchronisation multiples Ceased WO2002098091A2 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP02733052A EP1397895B1 (fr) 2001-05-31 2002-05-28 Transmission en parallele avec codes de synchronisation multiples
JP2003501161A JP4228051B2 (ja) 2001-05-31 2002-05-28 複数の同期コードを有する並列データ通信
DE60224666T DE60224666T2 (de) 2001-05-31 2002-05-28 Parallele datenübertragung mit mehreren synchronisierungskodes
KR1020037001412A KR100873569B1 (ko) 2001-05-31 2002-05-28 병렬 데이터 통신 장치 및 방법

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/871,117 US6920576B2 (en) 2001-05-31 2001-05-31 Parallel data communication having multiple sync codes
US09/871,117 2001-05-31

Publications (2)

Publication Number Publication Date
WO2002098091A2 true WO2002098091A2 (fr) 2002-12-05
WO2002098091A3 WO2002098091A3 (fr) 2003-04-24

Family

ID=25356767

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2002/001893 Ceased WO2002098091A2 (fr) 2001-05-31 2002-05-28 Transmission en parallele avec codes de synchronisation multiples

Country Status (7)

Country Link
US (1) US6920576B2 (fr)
EP (1) EP1397895B1 (fr)
JP (1) JP4228051B2 (fr)
KR (1) KR100873569B1 (fr)
AT (1) ATE384385T1 (fr)
DE (1) DE60224666T2 (fr)
WO (1) WO2002098091A2 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1425698A4 (fr) * 2001-08-29 2007-05-16 Hansel A Collins Compensation de desalignement dynamique relative de lignes de donnees en paralleles
EP1813039A4 (fr) * 2004-11-15 2010-06-02 Cisco Tech Inc Procede et systeme d'alignement de donnees dans une liaison parallele etendue, tres rapide, synchrone avec la source
CN114826503A (zh) * 2022-06-27 2022-07-29 杭州加速科技有限公司 Fpga内并行总线数据采样窗口的校准方法、装置

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10156111A1 (de) * 2001-11-16 2003-06-05 Philips Intellectual Property Empfangsschaltung zum Empfang von Nachrichtensignalen
US7216247B2 (en) * 2004-08-05 2007-05-08 Texas Instruments Incorporated Methods and systems to reduce data skew in FIFOs
US7526704B2 (en) * 2005-08-23 2009-04-28 Micron Technology, Inc. Testing system and method allowing adjustment of signal transmit timing
DE602006020778D1 (de) * 2006-01-03 2011-04-28 Nxp Bv System und verfahren zur seriellen datenkommunikation
US7734944B2 (en) * 2006-06-27 2010-06-08 International Business Machines Corporation Mechanism for windaging of a double rate driver
US7752475B2 (en) * 2006-06-27 2010-07-06 International Business Machines Corporation Late data launch for a double data rate elastic interface
US7739538B2 (en) * 2006-06-27 2010-06-15 International Business Machines Corporation Double data rate chaining for synchronous DDR interfaces
US7882322B2 (en) * 2006-06-27 2011-02-01 International Business Machines Corporation Early directory access of a double data rate elastic interface
US7783911B2 (en) * 2006-06-27 2010-08-24 International Business Machines Corporation Programmable bus driver launch delay/cycle delay to reduce elastic interface elasticity requirements
US20080046772A1 (en) * 2006-07-17 2008-02-21 International Business Machines Corporation Shifting inactive clock edge for noise reduction
US7536579B2 (en) * 2006-08-03 2009-05-19 Avalon Microelectronics, Inc. Skew-correcting apparatus using iterative approach
US7546494B2 (en) * 2006-08-03 2009-06-09 Avalon Microelectronics Inc. Skew-correcting apparatus using dual loopback
US7760836B2 (en) * 2006-08-03 2010-07-20 Avalon Microelectronics, Inc. Skew-correcting apparatus using external communications element
US20090055694A1 (en) * 2007-08-22 2009-02-26 Tektronix, Inc. Apparatus and method for measuring skew in serial data communication
US20090102529A1 (en) * 2007-10-23 2009-04-23 International Business Machines Corporation Shifting inactive clock edge for noise reduction
EP2278714B1 (fr) 2009-07-02 2015-09-16 Nxp B.V. Étage de puissance
CN102299787B (zh) * 2011-08-25 2014-03-05 北京昆腾微电子有限公司 在高速系统级芯片电路中实现数据同步的方法和装置
US9331866B2 (en) 2012-04-20 2016-05-03 Nxp B.V. Network communications apparatus, system, and method
US8787502B2 (en) 2012-04-24 2014-07-22 Nxp B.V. Capacitive isolated voltage domains
US8571093B1 (en) 2012-04-24 2013-10-29 Nxp B.V. Communication interface for galvanic isolation
US8818265B2 (en) 2012-04-24 2014-08-26 Nxp B.V. Interface for communication between voltage domains
US8867592B2 (en) 2012-05-09 2014-10-21 Nxp B.V. Capacitive isolated voltage domains
US9007141B2 (en) 2012-05-23 2015-04-14 Nxp B.V. Interface for communication between voltage domains
US8693528B1 (en) 2012-11-30 2014-04-08 Nxp B.V. Common mode suppression circuit
US8680690B1 (en) 2012-12-07 2014-03-25 Nxp B.V. Bond wire arrangement for efficient signal transmission
US9467060B2 (en) 2013-04-03 2016-10-11 Nxp B.V. Capacitive level shifter devices, methods and systems
US8896377B1 (en) 2013-05-29 2014-11-25 Nxp B.V. Apparatus for common mode suppression
US10791429B2 (en) 2016-06-24 2020-09-29 JIO, Inc. Communicating location change information in accordance with a reporting approach
US10448215B2 (en) 2016-06-24 2019-10-15 JIO, Inc. Communicating location change information
US10686583B2 (en) * 2017-07-04 2020-06-16 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
JP2020198577A (ja) * 2019-06-04 2020-12-10 キオクシア株式会社 メモリシステム

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE307970B (fr) 1965-08-30 1969-01-27 Ericsson Telefon Ab L M
US5734685A (en) * 1996-01-03 1998-03-31 Credence Systems Corporation Clock signal deskewing system
US6215798B1 (en) 1996-11-01 2001-04-10 Telefonaktiebolaget Lm Ericsson (Publ) Multi-frame synchronization for parallel channel transmissions
US5978419A (en) * 1997-06-24 1999-11-02 Sun Microsystems, Inc. Transmitter and receiver circuits for high-speed parallel digital data transmission link
JP3387379B2 (ja) * 1997-09-01 2003-03-17 富士通株式会社 パラレルデータスキュー検出回路
US6725388B1 (en) * 2000-06-13 2004-04-20 Intel Corporation Method and system for performing link synchronization between two clock domains by inserting command signals into a data stream transmitted between the two clock domains

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1425698A4 (fr) * 2001-08-29 2007-05-16 Hansel A Collins Compensation de desalignement dynamique relative de lignes de donnees en paralleles
EP1813039A4 (fr) * 2004-11-15 2010-06-02 Cisco Tech Inc Procede et systeme d'alignement de donnees dans une liaison parallele etendue, tres rapide, synchrone avec la source
CN114826503A (zh) * 2022-06-27 2022-07-29 杭州加速科技有限公司 Fpga内并行总线数据采样窗口的校准方法、装置
CN114826503B (zh) * 2022-06-27 2022-09-27 杭州加速科技有限公司 Fpga内并行总线数据采样窗口的校准方法、装置

Also Published As

Publication number Publication date
US6920576B2 (en) 2005-07-19
JP4228051B2 (ja) 2009-02-25
DE60224666D1 (de) 2008-03-06
KR100873569B1 (ko) 2008-12-12
WO2002098091A3 (fr) 2003-04-24
US20020184549A1 (en) 2002-12-05
DE60224666T2 (de) 2008-12-24
KR20030029120A (ko) 2003-04-11
EP1397895A2 (fr) 2004-03-17
ATE384385T1 (de) 2008-02-15
JP2004527988A (ja) 2004-09-09
EP1397895B1 (fr) 2008-01-16

Similar Documents

Publication Publication Date Title
EP1397895B1 (fr) Transmission en parallele avec codes de synchronisation multiples
US6839862B2 (en) Parallel data communication having skew intolerant data groups
US7085950B2 (en) Parallel data communication realignment of data sent in multiple groups
US6233294B1 (en) Method and apparatus for accomplishing high bandwidth serial communication between semiconductor devices
CN102710240B (zh) 信号处理装置、方法、serdes和处理器
CA2390807A1 (fr) Methode de couplage d'un dispositif electrique a un reseau optique en vue de la transmission optique de donnees a grande vitesse
JPH088890A (ja) 拡張入出力素子
US20090063889A1 (en) Aligning data on parallel transmission lines
US20090024756A1 (en) Media converter and a system for mutually converting a packet-based data stream into a serial data stream
CN112286853B (zh) 一种支持多协议的fpga系统及数据处理方法
US6636166B2 (en) Parallel communication based on balanced data-bit encoding
US9178692B1 (en) Serial link training method and apparatus with deterministic latency
US7728625B1 (en) Serial interface for programmable logic devices
US8391433B2 (en) Flow controlled pulsed serial link
US7668244B2 (en) Method and apparatus for increasing data transfer rates through a communication channel
US7817674B2 (en) Output clock adjustment for a digital I/O between physical layer device and media access controller
Stojčev et al. On-and Off-chip Signaling and Synchronization Methods in Electrical Interconnects
CN110781116A (zh) 高速点对点串行接口系统
WO2006025768A2 (fr) Reduction a un minimum de la latence de lecture a l'aide du decalage de trame

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWE Wipo information: entry into national phase

Ref document number: 2002733052

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020037001412

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020037001412

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2003501161

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2002733052

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2002733052

Country of ref document: EP